ADV7180WBSTZ datasheet(22/120 Pages) AD

22 / 120 page

ADV7180

Data Sheet

Rev. G | Page 22 of 120

GLOBAL CONTROL REGISTERS

POWER-SAVING MODES

Power-Down

PDBP, Address 0x0F[2]

The digital supply of the ADV7180 can be shut down by using

the PWRDWN pin or via I2C1 (see the PWRDWN, Address

0x0F[5] section). PDBP controls whether the I2C control or the

pin has the higher priority. The default is to give the pin

(PWRDWN) priority2. This allows the user to have the

ADV7180 powered down by default at power-up without the

need for an I2C write.

When PDBP is 0 (default), the digital supply power is controlled by

the PWRDWN pin2 (the PWRDWN bit, 0x0F[5], is disregarded).

When PDBP is 1, the PWRDWN bit has priority (the pin is

disregarded).

PWRDWN, Address 0x0F[5]

When PDBP is set to 1, setting the PWRDWN bit switches the

ADV7180 to a chip-wide power-down mode. The power-down

stops the clock from entering the digital section of the chip,

thereby freezing its operation. No I2C bits are lost during power-

down. The PWRDWN bit also affects the analog blocks and

switches them into low current modes. The I2C interface is

unaffected and remains operational in power-down mode.

The ADV7180 leaves the power-down state if the PWRDWN bit is

set to 0 (via I2C) or if the ADV7180 is reset using the RESET pin.

PDBP must be set to 1 for the PWRDWN bit to power down

the ADV7180.

When PWRDWN is 0 (default), the chip is operational. When

PWRDWN is 1, the ADV7180 is in a chip-wide power-down mode.

RESET CONTROL

Reset, Chip Reset, Address 0x0F[7]

Setting this bit, which is equivalent to controlling the RESET pin

on the ADV7180, issues a full chip reset. All I2C registers are reset

to their default/power-up values. Note that some register bits do

not have a reset value specified. They keep their last written value.

Those bits are marked as having a reset value of x in the register

tables (see Table 107 and Table 108). After the reset sequence,

the part immediately starts to acquire the incoming video signal.

For 32-lead, I2C is the only power-down option.

For 64-lead, 48-lead, and 40-lead only.

After setting the reset bit (or initiating a reset via the RESET pin),

the part returns to the default for its primary mode of operation.

All I2C bits are loaded with their default values, making this bit

self-clearing.

Executing a software reset takes approximately 2 ms. However,

it is recommended to wait 5 ms before any further I2C writes are

performed.

The I2C master controller receives a no acknowledge condition

on the ninth clock cycle when chip reset is implemented (see

the MPU Port Description section).

When the reset bit is 0 (default), operation is normal.

When the reset bit is 1, the reset sequence starts.

GLOBAL PIN CONTROL

Three-State Output Drivers

TOD, Address 0x03[6]

This bit allows the user to three-state the output drivers of the

ADV7180.

Upon setting the TOD bit, the P15 to P0 (P7 to P0 for the 48-lead,

40-lead, and 32-lead devices), HS, VS, FIELD (VS/FIELD pin for

the 48-lead, 40-lead, and 32-lead LFCSP), and SFL pins are

three-stated.

The timing pins (HS, VS, FIELD) can be forced active via the

TIM_OE bit. For more information on three-state control, see

the Three-State LLC Driver and the Timing Signals Output

Enable sections.

Individual drive strength controls are provided via the

DR_STR_x bits.

When TOD is 0 (default), the output drivers are enabled.

When TOD is 1, the output drivers are three-stated.

Three-State LLC Driver

TRI_LLC, Address 0x1D[7]

This bit allows the output drivers for the LLC pin of the

ADV7180 to be three-stated. For more information on three-

state control, refer to the Three-State Output Drivers and the

Timing Signals Output Enable sections.

Individual drive strength controls are provided via the

DR_STR_x bits.

When TRI_LLC is 0 (default), the LLC pin drivers work

according to the DR_STR_C[1:0] setting (pin enabled).

When TRI_LLC is 1, the LLC pin drivers are three-stated.

ADV7180WBSTZ Datasheet(PDF) 22 Page - Analog Devices

ADV7180WBSTZ Datasheet(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL