MT312CSLASHCG datasheet(12/90 Pages) ZARLINK

12 / 90 page

MT312 Functional Overview

Figure 5 shows the bit errors rising until the

maximum programmed value of VIT ERRPER[23:0]

is reached, when an interrupt is generated on the

IRQ line to advise the host microprocessor that a

new value of bit error count has been loaded into the

VIT ERRCNT [23:0] register. The IRQ line will go

high when the IE FEC register is read by the host

microprocessor. The error count may be expressed

as a ratio:

1.4.1.2 Viterbi Error Count Coarse Indication

To assist in the process of aligning the receiver dish

aerial, a coarse indication of the number of bit errors

being received can be provided by monitoring the

STATUS line with the following set up conditions.

The frequency of the output waveform will be a

function of the bit error count (triggering the

maximum

value

programmed

into

the

VIT

MAXERR[7:0] register and the dish alignment on the

satellite. This VIT MAXERR mode is enabled by

setting the FEC STAT EN register bit B0. Figure 5

above shows the bit errors rising to the maximum

value programmed and triggering a change of state

on the STATUS line.

1.4.2 The Frame Alignment Block

The frame alignment algorithm detects a sequence

of correctly spaced synchronising bytes in the Viterbi

decoded bit-stream and arranges the input into

blocks of data bytes. Each block consists of 204

bytes for DVB and 147 bytes for DSS. In the DSS

mode, the synchronising byte is removed from the

data stream, so only 146 bytes of a block are passed

to the next stage. The frame alignment block also

removes the 180° phase ambiguity not removed by

Viterbi decoder.

VIT_ERRCNT[23:0]

VIT_ERRPER[23:0]*4

----------------------------------------------------------

Figure 5 - Viterbi error count measurement

ERROR

COUNT

VIT_ERRCNT[23:0]

VIT_ERRPER[23:0]

DATA BITS

IRQ

DATA BITS

VIT_MAXERR[7:0]

VITERBI

COURSE

BIT

ERROR

COUNT

STATUS

Figure 6 - Viterbi error count coarse indication

MT312C/CG Datasheet(PDF) 12 Page - Zarlink Semiconductor Inc

MT312C/CG Datasheet(HTML) 12 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL