MT312CSLASHCG datasheet(31/90 Pages) ZARLINK

31 / 90 page

DiSEqC Control

MT312

For this example, the DiSEqC™ frequency =

= 22kHz.

For a 10MHz crystal, the tone frequency range is from 9.8kHz with DISEQC RATIO = 255 to 250kHz with

DISEQC RATIO = 10. A lower value than 10 causes the tone frequency to become unstable, until the DISEQC

RATIO = 0, the default, value giving a 22kHz tone frequency. This range is not guaranteed, the maximum tone

frequency should be used with caution.

5.2.3 DiSEqC™ Instruction (R/W). Register 36 (R/W)

Up to eight instruction data bytes are ﬁrst loaded into a bank of registers through this register. The 2-wire

automatic register address incrementing is turned off during this loading by setting B7: IAI = 1 in RADD,

(register address). The number of bytes (less one) must be deﬁned in the DiSEqC™ instruction register

DISEQC MODE[5:3].

i.e. DISEQC MODE[5:3] = (number of bytes in the DiSEqC™ instruction) - 1

When the DiSEqCTM instruction data bytes have been loaded, set DISEQC MODE[2:0] = 4. At the same time

program DISEQC MODE[5:3] as required. The instruction data is modulated onto the 22kHz signal and output

from the DISEQC[0] pin.

An interrupt is generated 16ms after all the data bytes have been sent and the MT312 then resets DISEQC

MODE[5:0] to zero, see Figure 19 on page 33.

5.2.4 DiSEqC™ 2 Control 1. Registers 121 (R/W)

B7-6:

MIN TONE PER

Minimum Tone Period.

B7:6

are for controlling (or ﬁne tuning) the DiSEqC™ 2 receive algorithm.

B5:

Send extended pulse to the Status pin 52. This is a test or diagnostics bit. If it is set to 1, then the

cleaned up and extended pulse stream is sent to the status pin so that it can be recorded or observed.

B4:

DiSEqC™ 2 Reset only the DiSEqCTM 2 receive module. Automatically set low again after use.

NAME

ADR

Def

hex

DISEQC INSTR

DISEQC Instruction [7:0]

R/W

NAME

ADR

Def

hex

DISEQC2

CTRL1

121

DISEQC2 CTRL1[7:0]

R/W

B7-6:

MIN TONE PER

3.0 * DISEQC RATIO

3.125 * DISEQC RATIO

2.875 * DISEQC RATIO

2.75 * DISEQC RATIO

11E6

4*125

---------------

MT312C/CG Datasheet(PDF) 31 Page - Zarlink Semiconductor Inc

MT312C/CG Datasheet(HTML) 31 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL