DM504 datasheet(198/211 Pages) TI1

198 / 211 page

Device

rtc_osc_xo

rtc_osc_xi_clkin32

Crystal

(Optional)

SPRS91v_PCB_CLK_OSC_02

198

DM504

SPRS977A – NOVEMBER 2016 – REVISED JANUARY 2017

www.ti.com

Submit Documentation Feedback

Applications, Implementation, and Layout

Table 7-10. Length Mismatch Guidelines for CSI-2 (1.5 Gbps)

PARAMETER

TYPICAL VALUE

UNIT

Operating speed

1500

Mbps

UI (bit time)

667

Intralane skew

Have to satisfy mode-conversion S parameters(1)

Interlane skew (UI / 50)

13.34

(1) sdc12, scd21, scd12, sdc21, scd11, sdc11, scd22, and sdc22

7.5.2.1.3 Frequency-domain Specification Guidelines

After the PCB design is finished, the S-parameters of the PCB differential lines will be extracted with a 3D

Maxwell Equation Solver such as the high-frequency structure simulator (HFSS) or equivalent, and

compared to the frequency-domain specification as defined in the section 7 of the MIPI Alliance

Specification for D-PHY Version v1-01-00_r0-03.

If the PCB lines satisfy the frequency-domain specification, the design is finished. Otherwise, the design

needs to be improved.

7.6

Clock Routing Guidelines

7.6.1

Oscillator Ground Connection

Although the impedance of a ground plane is low it is, of course, not zero. Therefore, any noise current in

the ground plane causes a voltage drop in the ground. Figure 7-21 shows the grounding scheme for slow

(low frequency) clock generated from the internal oscillator.

Figure 7-21. Grounding Scheme for Low-Frequency Clock

Figure 7-22 shows the grounding scheme for high-frequency clock.

DM504 Datasheet(PDF) 198 Page - Texas Instruments

DM504 Datasheet(HTML) 198 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL