Electronic Components Datasheet Search
  English  ▼

X  

ELANSC520 Datasheet(PDF) 136 Page - Advanced Micro Devices

Part # ELANSC520
Description  Microcontroller
PDF  440 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

ELANSC520 Datasheet(HTML) 136 Page - Advanced Micro Devices

Back Button ELANSC520 Datasheet HTML 132Page - Advanced Micro Devices ELANSC520 Datasheet HTML 133Page - Advanced Micro Devices ELANSC520 Datasheet HTML 134Page - Advanced Micro Devices ELANSC520 Datasheet HTML 135Page - Advanced Micro Devices ELANSC520 Datasheet HTML 136Page - Advanced Micro Devices ELANSC520 Datasheet HTML 137Page - Advanced Micro Devices ELANSC520 Datasheet HTML 138Page - Advanced Micro Devices ELANSC520 Datasheet HTML 139Page - Advanced Micro Devices ELANSC520 Datasheet HTML 140Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 440 page
background image
GP DMA Controller Registers
11-4
Élan™SC520 Microcontroller Register Set Manual
GP-DMA Control (GPDMACTL)
Memory-Mapped
MMCR Offset D80h
Register Description
This register provides control for the enhanced mode and selects the clock frequency.
Bit Definitions
Programming Notes
7
6
5
4
3
2
1
0
Bit
CH7_ALT_
SIZE
CH6_ALT_
SIZE
CH5_ALT_
SIZE
CH3_ALT_
SIZE
CLK_MODE
Reserved
ENH_
MODE_
ENB
Reset
00000000
R/W
R/W
R/W
R/W
R/W
R/W
RSV
R/W
Bit
Name
Function
7
CH7_ALT_SIZE
Alternate Size for Channel 7
0 = Channel 7 is 16 bits wide.
1 = Channel 7 is 8 bits wide.
This bit field is ignored if the ENH_MODE_ENB bit is 0.
6
CH6_ALT_SIZE
Alternate Size for Channel 6
0 = Channel 6 is 16 bits wide.
1 = Channel 6 is 8 bits wide.
This bit field is ignored if the ENH_MODE_ENB bit is 0.
5
CH5_ALT_SIZE
Alternate Size for Channel 5
0 = Channel 5 is 16 bits wide.
1 = Channel 5 is 8 bits wide.
This bit field is ignored if the ENH_MODE_ENB bit is 0.
4
CH3_ALT_SIZE
Alternate Size for Channel 3
0 = Channel 3 is 8 bits wide.
1 = Channel 3 is 16 bits wide.
This bit field is ignored if the ENH_MODE_ENB bit is 0.
Note that the Channel 3 default size differs from the Channel 5–7 default size.
Do not set the CH3_ALT_SIZE bit if an internal UART is mapped to Channel 3 via the
GPDMAEXTCHMAPB register (see page 11-8).
3–2
CLK_MODE
Clock Mode
00 = Operate the GP bus DMA controller at 4 Mhz.
01 = Operate the GP bus DMA controller at 8 Mhz.
10 = Operate the GP bus DMA controller at 16 Mhz.
11 = Reserved.
The frequencies shown here are nominal. The exact GP bus DMA frequency is derived by
dividing the microcontroller’s 33-MHz crystal input, which can be 33.000 or 33.333 MHz.
1
Reserved
Reserved
This bit field should be written to 0 for normal system operation.
0
ENH_MODE_
ENB
Enhanced Mode Enable
0 = Disable enhanced GP-DMA mode (use normal GP-DMA mode).
1 = Enable enhanced GP-DMA mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com