Electronic Components Datasheet Search
  English  ▼

X  

8101 Datasheet(PDF) 32 Page - LSI Computer Systems

Part # 8101
Description  Gigabit Ethernet Controller
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LSI [LSI Computer Systems]
Direct Link  http://www.lsicsi.com
Logo LSI - LSI Computer Systems

8101 Datasheet(HTML) 32 Page - LSI Computer Systems

Back Button 8101 Datasheet HTML 28Page - LSI Computer Systems 8101 Datasheet HTML 29Page - LSI Computer Systems 8101 Datasheet HTML 30Page - LSI Computer Systems 8101 Datasheet HTML 31Page - LSI Computer Systems 8101 Datasheet HTML 32Page - LSI Computer Systems 8101 Datasheet HTML 33Page - LSI Computer Systems 8101 Datasheet HTML 34Page - LSI Computer Systems 8101 Datasheet HTML 35Page - LSI Computer Systems 8101 Datasheet HTML 36Page - LSI Computer Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 172 page
background image
2-14
Functional Description
Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved.
RXABORT definition bit in “Register 9–Configuration 3‚" Section 4.3.10,
also programs the controller to discard either the data packet and its
status word or just the data packet exclusive of the status word.
The RXOEn signal, when asserted, places certain receive outputs in the
high-impedance state. RXOEn affects the RXD[31:0], RXBE[3:0],
RXSOF, and RXEOF output pins.
2.6.4 Bus Width
Setting the BUSSIZE bit in “Register 10–Configuration 4‚" Section 4.3.11,
changes the receive word width from 32-bits to 16-bits. When the bus
width is configured to 16-bits, the receive system interface data outputs
appear on RXD[15:0] and the data words are now 16-bits wide instead
of 32-bits wide.
Note:
The transmit word width can be adjusted by appropriately
setting the transmit byte enable inputs, TXBE[3:0], as
described in Table 2.2.
2.6.5 System Interface Disable
To disable the system interface, set the SINTF_DIS bit in “Register 9–
Configuration 3‚" Section 4.3.10. When the system interface is disabled,
the controller:
• Places all system interface outputs in the high-impedance state
(TXWMn[1:2], TXDC, RXD[31:0], RXBE[3:0], RXSOF, RXEOF,
RXWM1/2, RXDC)
• Ignores all inputs (SCLK, TXENn, TXD[31:0], TXBE[3:0], TXSOF,
TXEOF, CLR_TXDC, FCNTRL, TXCRCn, RXENn, RXOEn,
CLR_RXDC, RXABORT)
• Transmits /C/ (see Table 2.8) ordered sets with the remote fault bits
RF[1:0] = 0b10 over the 10-bit PHY interface outputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com