Electronic Components Datasheet Search
  English  ▼

X  

8101 Datasheet(PDF) 82 Page - LSI Computer Systems

Part # 8101
Description  Gigabit Ethernet Controller
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LSI [LSI Computer Systems]
Direct Link  http://www.lsicsi.com
Logo LSI - LSI Computer Systems

8101 Datasheet(HTML) 82 Page - LSI Computer Systems

Back Button 8101 Datasheet HTML 78Page - LSI Computer Systems 8101 Datasheet HTML 79Page - LSI Computer Systems 8101 Datasheet HTML 80Page - LSI Computer Systems 8101 Datasheet HTML 81Page - LSI Computer Systems 8101 Datasheet HTML 82Page - LSI Computer Systems 8101 Datasheet HTML 83Page - LSI Computer Systems 8101 Datasheet HTML 84Page - LSI Computer Systems 8101 Datasheet HTML 85Page - LSI Computer Systems 8101 Datasheet HTML 86Page - LSI Computer Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 172 page
background image
3-4
Signal Descriptions
Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved.
RXD[31:0]
Receive Data
Output
This output bus contains the 32-bit received data word
that is clocked out on the rising edge of the system
interface clock, SCLK.
RXDC
Receive Packet Discard
Output
When HIGH, device detects that current packet being
output on the system interface has an error and should
be discarded. When LOW, no discard.
Asserting the RXABORT pin or setting the AUTORXAB
bit in “Register 9–Configuration 3‚" Section 4.3.10,
automatically discards the packet being output. RXDC is
clocked out on the rising edge of the system clock, SCLK.
If AutoClear mode is not enabled, this output is latched
HIGH and stays latched until cleared with the assertion
of the CLR_RXDC pin. If AutoClear mode is enabled, this
output is latched HIGH and automatically clears itself
LOW two clock cycles after RXEOF is asserted. RXDC
can also be cleared with RXABORT if programmed to do
so.
RXENn
Receive Enable
Input
This input must be asserted active LOW to enable the
current data word to be clocked out of the receive FIFO
on RXD[31:0]. RXENn is clocked in on the rising edge of
the system interface clock, SCLK.
RXEOF
Receive End Of Frame
Output
This output is asserted on the same clock cycle as the
last word of the packet is being read out of the receive
FIFO on RXD[31:0]. RXEOF is clocked out of the device
on the rising edge of the system interface clock, SCLK.
RXOEn
Receive Output Enable
Input
When LOW, all receive outputs are active. When HIGH,
receive outputs (RXD[31:0], RXBE[3:0], RXSOF, RXEOF)
are high-impedence.
RXSOF
Receive Start Of Frame
Output
This output is asserted on the same clock cycle as the
first word of the packet is being read out of the receive
FIFO on RXD[31:0]. RXSOF is clocked out of the device
on the rising edge of the system interface clock, SCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com