Electronic Components Datasheet Search
  English  ▼

X  

VT8235 Datasheet(PDF) 132 Page - VIA Technologies, Inc.

Part # VT8235
Description  V-LINK CLIENT HIGHLY INTEGRATED SOUTH BRIDGE
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VIA [VIA Technologies, Inc.]
Direct Link  https://www.viatech.com/en/
Logo VIA - VIA Technologies, Inc.

VT8235 Datasheet(HTML) 132 Page - VIA Technologies, Inc.

Back Button VT8235 Datasheet HTML 128Page - VIA Technologies, Inc. VT8235 Datasheet HTML 129Page - VIA Technologies, Inc. VT8235 Datasheet HTML 130Page - VIA Technologies, Inc. VT8235 Datasheet HTML 131Page - VIA Technologies, Inc. VT8235 Datasheet HTML 132Page - VIA Technologies, Inc. VT8235 Datasheet HTML 133Page - VIA Technologies, Inc. VT8235 Datasheet HTML 134Page - VIA Technologies, Inc. VT8235 Datasheet HTML 135Page - VIA Technologies, Inc. VT8235 Datasheet HTML 136Page - VIA Technologies, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 145 page
background image
VT8235 V-Link South Bridge
Revision 1.22 October 24, 2002
-126-
Device 18 Function 0 LAN Registers
Urpu‚y‚tvr†ÃDp
XrÃ8‚rp‡
Offset 70 – MII Management Port Command (00h) ......RW
7
MII (PHY) Auto Polling
0
Disable .................................................. default
1
Enable
(polling
interval
determined
by
Rx6C[7:6] )
6
PHY Read
Every time this bit is set to one, the PHY is read
once. The address read is determined by Rx71[4:0]
and the data is stored in Rx73-72.
5
PHY Write
Every time this bit is set to one, the PHY is written
once.
The address written is determined by
Rx71[4:0] and the value in Rx73-72 will be written to
the PHY.
0
Disable .................................................. default
1
Enable
4
PHY Direct Programming Mode
0
Disable (bits 3-0 are ignored) (see bits 6-5) def
1
Enable (bits 6-5 are ignored) (see bits 2-0)
3
MDIO Output Enable Indicator
2
PHY Direct Programming Write Data Out
During direct programming (write), the value in this
bit is written to the PHY every time bit-0 of this
register (the “clock”) toggles.
1
PHY Direct Programming Read Data In.......... RO
During direct programming (read), every time the
“clock” (bit-0) toggles, the value from the PHY is
stored in this bit.
0
PHY Direct Programming Clock
This bit acts as the clock during direct reads from and
direct writes to the PHY.
Offset 71 – MII Management Port Address (81h) ..........RW
7
Polling Status
0
Polling mechanism is busy (polling can’t be
initiated)
1
Polling mechanism is idle (polling can be
initiated) ................................................default
6
Polling Type
0
Poll One Cycle ...................................... default
1
Auto polling – close the pause function at bit-5
5
Polling Complete
0
Polling not complete.............................. default
1
Polling complete (auto polling data ready)
4-0
MII Management Port Address Bits 4-0
..def = 01h
This field contains the address of the PHY register to
be read or written.
Offset 73-72 – PHY Data...................................................RW
After a PHY read, the data read from the PHY is stored in this
register.
For writes to the PHY, the data to be written is
placed in this register.
Offset 74 – EEPROM Command / Status (00h) ............. RW
7
EEPROM Program Complete
...............RO, def = 0
Set when EEPROM loading is complete.
6
EEPROM Embedded Program Enable
........def = 0
When this bit is set, configuration data (in Rx6E, 6F,
74, 78, 79, 7A, and 7B) will start to be programmed
into the EEPROM.
5
Dynamically Reload EEPROM Content
......def = 0
When this bit toggles, the Ethernet ID (Rx5-0) is
reloaded from EEPROM.
4
EEPROM Direct Program Mode
0
Disable ................................................... default
1
Enable (see bits 3-0)
3
EEPROM Direct Programming Chip Select
This bit must be set to allow proramming of the
EEPROM using bits 2-0
2
EEPROM Direct Programming Clock
This bit acts as the clock for direct programming of
the EEPROM.
1
EEPROM Direct Programming Read Data In . RO
During direct programming (read), the value in this
bit is written to the EEPROM every time bit-2 of this
register (the “clock”) toggles.
0
EEPROM Direct Programming Wr Data Out
During direct programming (write), the value in this
bit is written to the EEPROM every time bit-2 of this
register (the “clock”) toggles.
Offset 78 – EEPROM Control (00h) ............................... RW
7
EEPROM Embedded & Direct Programming
0
Disable (EEPROM cannot be programmed) def
1
Enable (allow EEPROM to be programmed)
6
Extension Clock
0
Disable ................................................... default
1
Enable (the clock to the EEPROM is sent prior
to the start of data to allow more time for the
EEPROM to return to the ready state)
5-0
Reserved
........................................always reads 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com