HC210 datasheet(146/228 Pages) ALTERA

146 / 228 page

6–18

Altera Corporation

September 2008

HardCopy Series Handbook, Volume 1

The assignment name, <name>, should be set to

IO_STANDARD to

indicate that an I/O specification is being applied. The related I/O signal

is specified as -

to <destination>. The destination argument is a string

providing details on the I/O type, such as levels and standards. Table 6–6

lists the strings corresponding to the I/O standards supported in

HardCopy II devices.

Table 6–6. Tcl I/O Standard Strings

I/O Type or <name>

Description

LVTTL

LVTTL I/O

LVCMOS

LVCMOS I/O

“3.3-V PCI”

3.3-V PCI I/O

“3.3-V PCI-X”

3.3-V PCI X I/O

“1.5 V“

1.5-V I/O

“1.8 V”

1.8-V I/O

“2.5 V”

2.5-V I/O

“1.5-V HSTL CLASS I”

QDRII SRAM 1.5-V I/O

“1.5-V HSTL CLASS II”

QDRII SRAM 1.5-V I/O

“1.8-V HSTL CLASS I”

QDRII SRAM/RLDRAM II 1.8-V I/O

“1.8-V HSTL CLASS II”

QDRII SRAM/RLDRAM II 1.8-V I/O

“DIFFERENTIAL 1.5-V HSTL CLASS I”

Memory clock interface

“DIFFERENTIAL 1.5-V HSTL CLASS II”

Memory clock interface

“DIFFERENTIAL 1.8-V HSTL CLASS I”

Memory clock interface

“DIFFERENTIAL 1.8-V HSTL CLASS II”

Memory clock interface

“DIFFERENTIAL 1.8-V SSTL CLASS I”

DDR2 SDRAM

“DIFFERENTIAL 1.8-V SSTL CLASS II”

DDR2 SDRAM

“DIFFERENTIAL SSTL-2”

DDR SDRAM

“DIFFERENTIAL 2.5-V SSTL CLASS II”

DDR SDRAM

“SSTL-18 CLASS I”

DDR2 SDRAM

“SSTL-18 CLASS II”

DDR2 SDRAM

“SSTL-2 CLASS I”

DDR SDRAM

“SSTL-2 CLASS II”

DDR SDRAM

LVDS

2.5-V differential signaling

HYPERTRANSPORT

2.5-V differential signaling

LVPCL

Differential

HC210 Datasheet(PDF) 146 Page - Altera Corporation

HC210 Datasheet(HTML) 146 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL