Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 117 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 117 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 113Page - Intel Corporation 82G33 Datasheet HTML 114Page - Intel Corporation 82G33 Datasheet HTML 115Page - Intel Corporation 82G33 Datasheet HTML 116Page - Intel Corporation 82G33 Datasheet HTML 117Page - Intel Corporation 82G33 Datasheet HTML 118Page - Intel Corporation 82G33 Datasheet HTML 119Page - Intel Corporation 82G33 Datasheet HTML 120Page - Intel Corporation 82G33 Datasheet HTML 121Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 437 page
background image
DRAM Controller Registers (D0:F0)
Datasheet
117
5.1.33
BGSM—Base of GTT stolen Memory
B/D/F/Type:
0/0/0/PCI
Address Offset:
A8–ABh
Default Value:
00000000h
Access:
RW/L, RO
Size:
32 bits
This register contains the base address of stolen DRAM memory for the GTT. BIOS
determines the base of GTT stolen memory by subtracting the GTT graphics stolen
memory size (PCI Device 0 offset 52 bits 9:8) from the graphics stolen memory base
(PCI Device 0, offset A4h, bits 31:20).
Note: This register is locked and becomes Read Only when the D_LCK bit in the SMRAM
register is set.
Bit
Access &
Default
Description
31:20
RW/L
000h
Graphics Base of Stolen Memory (GBSM): This register contains
bits 31:20 of the base address of stolen DRAM memory. BIOS
determines the base of graphics stolen memory by subtracting the
GTT graphics stolen memory size (PCI Device 0, offset 52h, bits 9:8)
from the graphics stolen memory base (PCI Device 0, offset A4h, bits
31:20).
Note: This register is locked and becomes Read Only when the D_LCK
bit in the SMRAM register is set.
19:0
RO
00000h
Reserved
5.1.34
TSEGMB—TSEG Memory Base
B/D/F/Type:
0/0/0/PCI
Address Offset:
AC–AFh
Default Value:
00000000h
Access:
RW/L, RO
Size:
32 bits
This register contains the base address of TSEG DRAM memory. BIOS determines the
base of TSEG memory by subtracting the TSEG size (PCI Device 0, offset 9Eh, bits
2:1) from graphics GTT stolen base (PCI Device 0, offset A8h, bits 31:20).
Once D_LCK has been set, these bits becomes read only.
Bit
Access &
Default
Description
31:20
RW/L
000h
TESG Memory base (TSEGMB): This register contains bits 31:20 of
the base address of TSEG DRAM memory. BIOS determines the base
of TSEG memory by subtracting the TSEG size (PCI Device 0, offset
9Eh, bits 2:1) from graphics GTT stolen base (PCI Device 0, offset
A8h, bits 31:20).
Once D_LCK has been set, these bits becomes read only.
19:0
RO
00000h
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com