82G33 datasheet(155/437 Pages) INTEL

155 / 437 page

DRAM Controller Registers (D0:F0)

Datasheet

155

5.2.32

EPC0DRB3—EP Channel 0 DRAM Rank Boundary Address 3

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

A06–A07h

Default Value:

0000h

Access:

RW, RO

Size:

16 bits

See C0DRB0 register.

Bit

Access &

Default

Description

15:10

000000b

Reserved

9:0

000h

Channel 0 DRAM Rank Boundary Address 3 (C0DRBA3):

5.2.33

EPC0DRA01—EP Channel 0 DRAM Rank 0,1 Attribute

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

A08–A09h

Default Value:

0000h

Access:

Size:

16 bits

The DRAM Rank Attribute Registers define the page sizes/number of banks to be used

when accessing different ranks. These registers should be left with their default value

(all zeros) for any rank that is unpopulated, as determined by the corresponding

CxDRB registers. Each byte of information in the CxDRA registers describes the page

size of a pair of ranks. Channel and rank map:

Ch0 Rank0, 1:

108h – 109h

Ch0 Rank2, 3:

10Ah – 10Bh

Ch1 Rank0, 1:

188h – 189h

Ch1 Rank2, 3:

18Ah – 18Bh

Bit

Access &

Default

Description

15:8

00h

Channel 0 DRAM Rank-1 Attributes (C0DRA1): This field defines

DRAM pagesize/number-of-banks for rank1 for given channel.

7:0

00h

Channel 0 DRAM Rank-0 Attributes (C0DRA0): This field defines

DRAM pagesize/number-of-banks for rank0 for given channel.

82G33 Datasheet(PDF) 155 Page - Intel Corporation

82G33 Datasheet(HTML) 155 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL