Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 210 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 210 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 206Page - Intel Corporation 82G33 Datasheet HTML 207Page - Intel Corporation 82G33 Datasheet HTML 208Page - Intel Corporation 82G33 Datasheet HTML 209Page - Intel Corporation 82G33 Datasheet HTML 210Page - Intel Corporation 82G33 Datasheet HTML 211Page - Intel Corporation 82G33 Datasheet HTML 212Page - Intel Corporation 82G33 Datasheet HTML 213Page - Intel Corporation 82G33 Datasheet HTML 214Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 210 / 437 page
background image
PCI Express* Registers (D1:F0)
210
Datasheet
Bit
Access &
Default
Description
0
RWC
0b
Correctable Error Detected (CED):
0 = Correctable error Not detected.
1 = Correctable error(s) were detected. Errors are logged in this
register regardless of whether error reporting is enabled or not in
the Device Control register.
When Advanced Error Handling is enabled, errors are logged in this
register regardless of the settings of the correctable error mask
register.
6.1.38
LCAP—Link Capabilities
B/D/F/Type:
0/1/0/PCI
Address Offset:
AC–AFh
Default Value:
02014D01h
Access:
RO, RWO
Size:
32 bits
This register indicates PCI Express device specific capabilities.
Bit
Access &
Default
Description
31:24
RO
02h
Port Number (PN): This field indicates the PCI Express port number
for the given PCI Express link. Matches the value in Element Self
Description[31:24].
23:21
RO
000b
Reserved
20
RO
0b
Data Link Layer Link Active Reporting Capable (DLLLARC): For a
Downstream Port, this bit must be set to 1b if the component supports
the optional capability of reporting the DL_Active state of the Data
Link Control and Management State Machine. For a hot-plug capable
Downstream Port (as indicated by the Hot-Plug Capable field of the
Slot Capabilities register), this bit must be set to 1b.
For Upstream Ports and components that do not support this optional
capability, this bit must be hardwired to 0b.
19
RO
0b
Surprise Down Error Reporting Capable (SDERC): For a
Downstream Port, this bit must be set to 1b if the component supports
the optional capability of detecting and reporting a Surprise Down
error condition.
For Upstream Ports and components that do not support this optional
capability, this bit must be hardwired to 0b.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com