Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 211 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 211 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 207Page - Intel Corporation 82G33 Datasheet HTML 208Page - Intel Corporation 82G33 Datasheet HTML 209Page - Intel Corporation 82G33 Datasheet HTML 210Page - Intel Corporation 82G33 Datasheet HTML 211Page - Intel Corporation 82G33 Datasheet HTML 212Page - Intel Corporation 82G33 Datasheet HTML 213Page - Intel Corporation 82G33 Datasheet HTML 214Page - Intel Corporation 82G33 Datasheet HTML 215Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 211 / 437 page
background image
PCI Express* Registers (D1:F0)
Datasheet
211
Bit
Access &
Default
Description
18
RO
0b
Clock Power Management (CPM): A value of 1b in this bit indicates
that the component tolerates the removal of any reference clock(s)
when the link is in the L1 and L2/3 Ready link states. A value of 0b
indicates the component does not have this capability and that
reference clock(s) must not be removed in these link states.
This capability is applicable only in form factors that support “clock
request” (CLKREQ#) capability.
For a multi-function device, each function indicates its capability
independently. Power Management configuration software must only
permit reference clock removal if all functions of the multifunction
device indicate a 1b in this bit.
17:15
RWO
010b
L1 Exit Latency (L1ELAT): This field indicates the length of time this
Port requires to complete the transition from L1 to L0. The value 010
b indicates the range of 2 us to less than 4 us.
Both bytes of this register that contain a portion of this field must be
written simultaneously in order to prevent an intermediate (and
undesired) value from ever existing.
14:12
RO
100b
L0s Exit Latency (L0SELAT): Indicates the length of time this Port
requires to complete the transition from L0s to L0.
000 = Less than 64 ns
001 = 64ns to less than 128ns
010 = 128ns to less than 256 ns
011 = 256ns to less than 512 ns
100 = 512ns to less than 1 us
101 = 1 us to less than 2 us
110 = 2 us – 4 us
111 = More than 4 us
The actual value of this field depends on the common Clock
Configuration bit (LCTL[6]) and the Common and Non-Common clock
L0s Exit Latency values in PEGL0SLAT (Offset 22Ch)
11:10
RWO
11b
Active State Link PM Support (ASLPMS):
00 = Reserved
01 = L0s is supported
10 = Reserved
11 = L1 and L0s are supported
9:4
RO
10h
Max Link Width (MLW): This field indicates the maximum number of
lanes supported for this link.
3:0
RO
1h
Max Link Speed (MLS): Hardwired to indicate 2.5 Gb/s.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com