Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 214 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 214 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 210Page - Intel Corporation 82G33 Datasheet HTML 211Page - Intel Corporation 82G33 Datasheet HTML 212Page - Intel Corporation 82G33 Datasheet HTML 213Page - Intel Corporation 82G33 Datasheet HTML 214Page - Intel Corporation 82G33 Datasheet HTML 215Page - Intel Corporation 82G33 Datasheet HTML 216Page - Intel Corporation 82G33 Datasheet HTML 217Page - Intel Corporation 82G33 Datasheet HTML 218Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 437 page
background image
PCI Express* Registers (D1:F0)
214
Datasheet
6.1.40
LSTS—Link Status
B/D/F/Type:
0/1/0/PCI
Address Offset:
B2–B3h
Default Value:
1001h
Access:
RO
Size:
16 bits
This register indicates PCI Express link status.
“
Bit
Access &
Default
Description
15:14
RO
00b
Reserved and Zero: For future R/WC/S implementations; software
must use 0 for writes to bits.
13
RO
0b
Data Link Layer Link Active (Optional) (DLLLA): This bit
indicates the status of the Data Link Control and Management State
Machine. It returns a 1b to indicate the DL_Active state, 0b otherwise.
This bit must be implemented if the corresponding Data Link Layer
Active Capability bit is implemented. Otherwise, this bit must be
hardwired to 0b.
12
RO
1b
Slot Clock Configuration (SCC):
0 = The device uses an independent clock irrespective of the presence
of a reference on the connector.
1 = The device uses the same physical reference clock that the
platform provides on the connector.
11
RO
0b
Link Training (LTRN): This bit indicates that the Physical Layer
LTSSM is in the Configuration or Recovery state, or that 1b was
written to the Retrain Link bit but Link training has not yet begun.
Hardware clears this bit when the LTSSM exits the
Configuration/Recovery state once Link training is complete.
10
RO
0b
Undefined: The value read from this bit is undefined. In previous
versions of this specification, this bit was used to indicate a Link
Training Error. System software must ignore the value read from this
bit. System software is permitted to write any value to this bit.
9:4
RO
00h
Negotiated Width (NW): Indicates negotiated link width. This field
is valid only when the link is in the L0, L0s, or L1 states (after link
width negotiation is successfully completed).
00h = Reserved
01h = X1
02h = Reserved
04h = Reserved
08h = Reserved
10h = X16
All other encodings are reserved.
3:0
RO
1h
Negotiated Speed (NS): Indicates negotiated link speed.
1h = 2.5 Gb/s
All other encodings are reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com