Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 263 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 263 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 259Page - Intel Corporation 82G33 Datasheet HTML 260Page - Intel Corporation 82G33 Datasheet HTML 261Page - Intel Corporation 82G33 Datasheet HTML 262Page - Intel Corporation 82G33 Datasheet HTML 263Page - Intel Corporation 82G33 Datasheet HTML 264Page - Intel Corporation 82G33 Datasheet HTML 265Page - Intel Corporation 82G33 Datasheet HTML 266Page - Intel Corporation 82G33 Datasheet HTML 267Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 263 / 437 page
background image
Integrated Graphics Device Registers (D2:F0,F1)
(Intel® 82Q35, 82Q33, 82G33 GMCH Only)
Datasheet
263
8.1.30
PMCAPID—Power Management Capabilities ID
B/D/F/Type:
0/2/0/PCI
Address Offset:
D0–D1h
Default Value:
0001h
Access:
RWO, RO
Size:
16 bits
Bit
Access &
Default
Description
15:8
RWO
00h
Next Capability Pointer (NEXT_PTR): This field contains a
pointer to the next item in the capabilities list. BIOS is responsible for
writing this to the FLR Capability when applicable.
7:0
RO
01h
Capability Identifier (CAP_ID): SIG defines this ID is 01h for
power management.
8.1.31
PMCAP—Power Management Capabilities
B/D/F/Type:
0/2/0/PCI
Address Offset:
D2–D3h
Default Value:
0022h
Access:
RO
Size:
16 bits
This register is a Mirror of Function 0 with the same read/write attributes. The
hardware implements a single physical register common to both functions 0 and 1.
Bit
Access &
Default
Description
15:11
RO
00h
PME Support (PMES): This field indicates the power states in which
the IGD may assert PME#. Hardwired to 0 to indicate that the IGD
does not assert the PME# signal.
10
RO
0b
D2 Support (D2): The D2 power management state is not supported.
This bit is hardwired to 0.
9
RO
0b
D1 Support (D1): Hardwired to 0 to indicate that the D1 power
management state is not supported.
8:6
RO
000b
Reserved
5
RO
1b
Device Specific Initialization (DSI): Hardwired to 1 to indicate that
special initialization of the IGD is required before generic class device
driver is to use it.
4
RO
0b
Reserved
3
RO
0b
PME Clock (PMECLK): Hardwired to 0 to indicate IGD does not
support PME# generation.
2:0
RO
010b
Version (VER): Hardwired to 010b to indicate that there are 4 bytes
of power management registers implemented and that this device
complies with revision 1.1 of the PCI Power Management Interface
Specification.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com