Electronic Components Datasheet Search
  English  ▼

X  

USB3503 Datasheet(PDF) 18 Page - SMSC Corporation

Part # USB3503
Description  USB 2.0 HSIC High-Speed Hub Controller Optimized for Portable Applications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB3503 Datasheet(HTML) 18 Page - SMSC Corporation

Back Button USB3503 Datasheet HTML 14Page - SMSC Corporation USB3503 Datasheet HTML 15Page - SMSC Corporation USB3503 Datasheet HTML 16Page - SMSC Corporation USB3503 Datasheet HTML 17Page - SMSC Corporation USB3503 Datasheet HTML 18Page - SMSC Corporation USB3503 Datasheet HTML 19Page - SMSC Corporation USB3503 Datasheet HTML 20Page - SMSC Corporation USB3503 Datasheet HTML 21Page - SMSC Corporation USB3503 Datasheet HTML 22Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 82 page
background image
USB 2.0 HSIC High-Speed Hub Controller Optimized for Portable Applications
Datasheet
SMSC USB3503A
18
Revision 1.1 (02-07-13)
DATASHEET
Table 3.4 USB3503 Secondary Reference Clock Frequencies
3.3.4
Interrupt
The general interrupt pin (INT_N) is intended to communicate a condition change within the hub. The
conditions that may cause an interrupt are captured within a register mapped to the serial port
(Register E8h: Serial Port Interrupt Status - INT_STATUS). The conditions that cause the interrupt to
assert can be controlled through use of an interrupt mask register (Register E9h: Serial Port Interrupt
Mask - INT_MASK).
The general interrupt and all interrupt conditions are functionally latched and event driven. Once the
interrupt or any of the conditions have asserted, the status bit will remain asserted until the SOC
negates the bit using the serial port. The bits will then remain negated until a new event condition
occurs. The latching nature of the register causes the status to remain even if the condition that caused
the interrupt ceases to be active. The event driven nature of the register causes the interrupt to only
occur when a new event occurs- when a condition is removed and then is applied again.
The function of the interrupt and the associated status and masking registers are illustrated in
Figure 3.2. Registers & Register bits shown in the figure are defined in Table 5.2, “Serial Interface
Registers,” on page 26.
REF_SEL[1:0]
FREQUENCY (MHz)
‘00’
24.0
‘01’
27.0
‘10’
25.0
‘11’
50.0
Figure 3.2 INT_N Operation
Reserved
Reserved
Serial Port
Write Logic
INT_N
Q
Q
SET
CLR
D
INT_MASK
<1>
<2>
<3>
<4>
Q
Q
SET
CLR
S
R
INT_STATUS <7>
<0>
Q
Q
SET
CLR
S
R
Q
Q
SET
CLR
S
R
Q
Q
SET
CLR
S
R
Q
Q
SET
CLR
S
R
Q
Q
SET
CLR
S
R
INT_STATUS<4:0>
SCL/SDA
Hub Configured by USB Host
(HubConf)
Port Power Register Updated
(PrtPwr)
Hub in USB Suspend Mode
(SuspInd)
Suspended OR
NOT Configured
Q
Q
SET
CLR
D
CFGP.INTSUSP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com