| Electronic Components Datasheet Search |
|
ADC14X250 Datasheet(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADC14X250 Datasheet(HTML) 11 Page - Texas Instruments |
|
11 / 69 page ![]() 11 ADC14X250 www.ti.com SLASE49 – DECEMBER 2015 Product Folder Links: ADC14X250 Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated (1) Specification applies to the electrical level diagram of Figure 1 (2) The voltage present at the pins should not exceed Absolute Maximum limits (3) This parameter is verified by design. (4) Specification applies to the electrical circuit diagram of Figure 2 6.9 Digital Input Characteristics Unless otherwise noted, these specifications apply for VA3.0 = 3 V; VA1.8 = 1.8 V; VA1.2 = 1.2 V; FCLKIN = FS = 250 MSPS. Typical values are at TA = 25°C. Limit values specified for the temperature range TA-MIN = –40°C to TP-MAX = 105°C. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CLKIN+/- VID-MAX Maximum Input differential voltage(1)(2) Differential peak voltage 1000 mV VID-MIN Minimum Input differential voltage(1) Differential peak voltage 250 mV dVSS/dt Recommended minimum edge slew rate at the zero crossing(1) 1 V/ns VIS-BIAS Input offset voltage internal bias (1) Internally biased 0.5 V VIS-IN Externally applied input offset voltage(2)(3) Allowable common mode voltage range for DC coupled interfaces 0.5 ± 0.1 V Zrdiff Differential termination resistance at DC(4) 100 Ω Ztt Common-mode bias source impedance(4)(3) 11 k Ω CT Differential termination capacitance(3) 1.5 pF SYSREF+/- VID-MAX Maximum Input differential voltage(1)(2) Differential peak voltage 1000 mV VID-MIN Minimum Input differential voltage(1) Differential peak voltage 250 mV VIS-BIAS Input offset voltage bias (1) Internally biased 0.5 V VIS-IN Externally applied input offset voltage(2)(3) Allowable common mode voltage range for DC coupled interfaces 0.5 ± 0.1 V Zrdiff Differential termination resistance at DC(4) 2.2 k Ω Ztt Common-mode bias source impedance(4)(3) 11 k Ω CT Differential termination capacitance(4)(3) 0.8 pF SYNCb+/- VID Input differential voltage (1)(2) Differential peak voltage 350 mV VIS-IN Externally applied input offset voltage(1)(2) 1.25 ± 0.75 V Zrdiff Differential termination resistance(4) 110 Ω CT Differential termination capacitance(4)(3) 1.0 pF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |