| Electronic Components Datasheet Search |
|
DM504 Datasheet(PDF) 115 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DM504 Datasheet(HTML) 115 Page - Texas Instruments |
|
115 / 211 page ![]() 115 DM504 www.ti.com SPRS977A – NOVEMBER 2016 – REVISED JANUARY 2017 Submit Documentation Feedback Specifications Copyright © 2016–2017, Texas Instruments Incorporated Table 5-42. McSPI1 IOSETs (continued) SIGNALS IOSET1 IOSET2 IOSET3 BALL MUX BALL MUX BALL MUX spi1_d1 R3 0 R3 0 R3 0 spi1_d0 N1 0 N1 0 N1 0 spi1_cs0 N3 0 N3 0 N3 0 spi1_cs1 N2 0 spi1_cs2 C5 5 spi1_cs3 D7 5 5.9.6.10 QSPI The Quad SPI (QSPI) module is a type of SPI module that allows single, dual or quad read access to external SPI devices. This module has a memory mapped register interface, which provides a direct interface for accessing data from external SPI devices and thus simplifying software requirements. It works as a master only. There is one QSPI module in the device and it is primary intended for fast booting from quad-SPI flash memories. General SPI features: • Programmable clock divider • Six pin interface (DCLK, CS_N, DOUT, DIN, QDIN1, QDIN2) • 4 external chip select signals • Support for 3-, 4- or 6-pin SPI interface • Programmable CS_N to DOUT delay from 0 to 3 DCLKs • Programmable signal polarities • Programmable active clock edge • Software controllable interface allowing for any type of SPI transfer NOTE For more information, see the Quad Serial Peripheral Interface section of the Device TRM. Table 5-43 and Table 5-44 present Timing and Switching Characteristics for Quad SPI Interface. Table 5-43. Switching Characteristics for QSPI No PARAMETER DESCRIPTION Mode MIN MAX UNIT 1 tc(SCLK) Cycle time, sclk Default Timing Mode, Clock Mode 0 10.4 ns Default Timing Mode, Clock Mode 3 15.625 ns 2 tw(SCLKL) Pulse duration, sclk low Y*P-1 (1) ns 3 tw(SCLKH) Pulse duration, sclk high Y*P-1 (1) ns 4 td(CS-SCLK) Delay time, sclk falling edge to cs active edge, CS3:0 Default Timing Mode -M*P-1 (2) (3) -M*P+1 (2) (3) ns 5 td(SCLK-CS) Delay time, sclk falling edge to cs inactive edge, CS3:0 Default Timing Mode N*P-1 (2) (3) N*P+1 (2) (3) ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |