FDC37M607 datasheet(85/182 Pages) SMSC

85 / 182 page

EPP DATA PORT 3

ADDRESS OFFSET = 07H

The EPP Data Port 3 is located at an offset of

'07H' from the base address.

Refer to EPP

DATA PORT 0 for a description of operation.

This register is only available in EPP mode.

EPP 1.9 OPERATION

When

the

EPP

mode

selected

the

configuration register, the standard and bi-

directional modes are also available. If no EPP

Read, Write or Address cycle is currently

executing, then the PDx bus is in the standard or

bi-directional mode, and all output signals

(STROBE, AUTOFD, INIT) are as set by the

SPP Control Port and direction is controlled by

PCD of the Control port.

In EPP mode, the system timing is closely

coupled to the EPP timing. For this reason, a

watchdog timer is required to prevent system

lockup. The timer indicates if more than 10usec

have elapsed from the start of the EPP cycle

(nIOR or nIOW asserted) to nWAIT being

deasserted (after command).

If a time-out

occurs, the current EPP cycle is aborted and the

time-out condition is indicated in Status bit 0.

During an EPP cycle, if STROBE is active, it

overrides the EPP write signal forcing the PDx

bus to always be in a write mode and the

nWRITE signal to always be asserted.

Software Constraints

Before an EPP cycle is executed, the software

must ensure that the control register bit PCD is

a logic "0" (ie a 04H or 05H should be written to

the Control port). If the user leaves PCD as a

logic "1", and attempts to perform an EPP write,

the chip is unable to perform the write (because

PCD is a logic "1") and will appear to perform an

EPP read on the parallel bus, no error is

indicated.

EPP 1.9 Write

The timing for a write operation (address or

data) is shown in timing diagram EPP Write

Data or Address cycle.

IOCHRDY is driven

active low at the start of each EPP write and is

released when it has been determined that the

write cycle can complete.

The write cycle can

complete under the following circumstances:

If the EPP bus is not ready (nWAIT is active

low) when nDATASTB or nADDRSTB goes

active then the write can complete when

nWAIT goes inactive high.

If the EPP bus is ready (nWAIT is inactive

high) then the chip must wait for it to go

active low before changing the state of

nDATASTB, nWRITE or nADDRSTB. The

write

can

complete

once

nWAIT

determined inactive.

Write Sequence of operation

The host selects an EPP register, places

data on the SData bus and drives nIOW

active.

The chip drives IOCHRDY inactive (low).

If WAIT is not asserted, the chip must wait

until WAIT is asserted.

The chip places address or data on PData

bus, clears PDIR, and asserts nWRITE.

Chip asserts nDATASTB or nADDRSTRB

indicating that PData bus contains valid

information, and the WRITE signal is valid.

Peripheral deasserts nWAIT, indicating that

any setup requirements have been satisfied

and the chip may begin the termination

phase of the cycle.

The

chip

deasserts

nDATASTB

nADDRSTRB, this marks the beginning

of the termination phase. If it has not

already done so, the peripheral should

latch the information byte now.

The chip latches the data from the

SData bus for the PData bus and

FDC37M607 Datasheet(PDF) 85 Page - SMSC Corporation

FDC37M607 Datasheet(HTML) 85 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL