FDC37M607 datasheet(11/182 Pages) SMSC

11 / 182 page

FUNCTIONAL DESCRIPTION

SUPER I/O REGISTERS

The address map, shown below in Table 1,

shows the addresses of the different blocks of

the Super I/O immediately after power up. The

base addresses of the FDC, serial and parallel

ports can be moved via the configuration

registers. Some addresses are used to access

more than one register.

HOST PROCESSOR INTERFACE

The host processor communicates with the

FDC37M60x through a series of read/write

registers. The port addresses for these registers

are shown in Table 1.

accomplished through programmed I/O or DMA

transfers. All registers are 8 bits wide. All host

interface output buffers are capable of sinking a

minimum of 24 mA.

Table 1 - Super I/O Block Addresses

ADDRESS

BLOCK NAME

LOGICAL

DEVICE

NOTES

Base+(0-5) and +(7)

Floppy Disk

Base+(0-7)

Serial Port Com 1

Base1+(0-7)

Serial Port Com 2

IR Support

Base+(0-3)

Base+(0-7)

Base+(0-3), +(400-402)

Base+(0-7), +(400-402)

Parallel Port

SPP

EPP

ECP

ECP+EPP+SPP

60, 64

KYBD

Note 1: Refer to the configuration register descriptions for setting the base address

FDC37M607 Datasheet(PDF) 11 Page - SMSC Corporation

FDC37M607 Datasheet(HTML) 11 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL