Electronic Components Datasheet Search
  English  ▼

X  

LTC6952 Datasheet(PDF) 54 Page - Analog Devices

Part # LTC6952
Description  Ultralow Jitter, 4.5GHz PLL with 11 Outputs and JESD204B Support
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6952 Datasheet(HTML) 54 Page - Analog Devices

Back Button LTC6952 Datasheet HTML 50Page - Analog Devices LTC6952 Datasheet HTML 51Page - Analog Devices LTC6952 Datasheet HTML 52Page - Analog Devices LTC6952 Datasheet HTML 53Page - Analog Devices LTC6952 Datasheet HTML 54Page - Analog Devices LTC6952 Datasheet HTML 55Page - Analog Devices LTC6952 Datasheet HTML 56Page - Analog Devices LTC6952 Datasheet HTML 57Page - Analog Devices LTC6952 Datasheet HTML 58Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 80 page
background image
LTC6952
54
6952f
For more information www.analog.com
Preliminary Technical Data
Advance Product Information Subject to Change
Rev PrA
APPLICATIONS INFORMATION
Note that the SSRQ bits will remain “0” for now, but will
be used later during the synchronization and SYSREF
request procedures.
Output Divider, Delay and Function Programming
Four registers for each output allow the outputs to be
configured independently of each other. The first register
controls the output divide ratio through two control words,
MPx and MDx, as described in Equation 1.
Thesecondregistercontainsthecontrolmodesandthemost
significant bits of the digital delay control word. The third
register contains the remainder of the digital delay control
word, and the fourth register is the analog delay control.
Both the analog delay and the output invert (OINVx) bits
can be used to correct PC board layout issues such as
mismatchedtracelengthsanddifferentialsignalcrossovers,
respectively.Notethattheuseofanalogdelayonclocksignals
will degrade jitter performance. For this example, assume
the PC board is laid out in an ideal manner and no output
inversions or analog delays are needed. With this informa-
tion, all of registers h0C through h37 for both CONTROLLER
and FOLLOWER can be programmed to the values in Table
28 and Table 29, calculated using the information in Table
25, Table 26 (with Equation 1), and Table 27.
Table 28. CONTROLLER Output Register Settings for EZSync
Multi-Chip Design Example
ADDR
Value
ADDR
Value
ADDR
Value
h0C
h9C
h1C
h9C
h2C
h00
h0D
hE0
h1D
hE0
h2D
h80
h0E
h26
h1E
h26
h2E
h00
h0F
h00
h1F
h00
h2F
h00
h10
h38
h20
h38
h30
h9C
h11
h80
h21
h80
h31
hC0
h12
h2E
h22
h2E
h32
h2D
h13
h00
h23
h00
h33
h00
h14
h9C
h24
h9C
h34
h99
h15
hE0
h25
hE0
h35
h00
h16
h26
h26
h26
h36
h00
h17
h00
h27
h00
h37
h00
h18
h38
h28
h38
h19
h80
h29
h80
h1A
h2E
h2A
h2E
h1B
h00
h2B
h00
Table 29. FOLLOWER Output Register Settings for EZSync Multi-
Chip Design Example
ADDR
Value
ADDR
Value
ADDR
Value
h0C
h00
h1C
h00
h2C
h00
h0D
h00
h1D
h80
h2D
h80
h0E
h00
h1E
h20
h2E
h20
h0F
h00
h1F
h00
h2F
h00
h10
h9C
h20
h9C
h30
h9C
h11
hE0
h21
hE0
h31
hE0
h12
h00
h22
h1F
h32
h1F
h13
h00
h23
h00
h33
h00
h14
hF8
h24
h00
h34
h00
h15
h80
h25
h80
h35
h80
h16
h20
h26
h20
h36
h20
h17
h00
h27
h00
h37
h00
h18
h9C
h28
h9C
h19
hE0
h29
hE0
h1A
h1F
h2A
h1F
h1B
h00
h2B
h00
Synchronization
The outputs in this example are now running at the desired
frequency, but have random phase relationships with
each other. Synchronization forces the outputs to run at
known and repeatable phases and can be achieved in this
example either externally, by driving the CONTROLLER’s
EZS_SRQ± pins, or internally, with the CONTROLLER’s
SSRQ bit in Reg0B. Since the part was just programmed,
set the SSRQ bit to “1” and hold the EZS_SRQ± pins low:
CONTROLLER Reg0B = h05
After waiting a minimum of 1ms, set SSRQ back to “0”:
CONTROLLER Reg0B = h04
Once the internal synchronization process completes, the
outputs will be aligned as shown in Figure 33. Note that the
internal divider behavior for the muted SYSREF outputs
is shown as well as the actual outputs to demonstrate the
phase alignment following synchronization. Also notice
that all FOLLOWER outputs will have additional delay from
the CONTROLLER outputs equal to the FOLLOWER’s tPD
as described in the Electrical Characteristics.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com