Electronic Components Datasheet Search
  English  ▼

X  

LTC6952 Datasheet(PDF) 77 Page - Analog Devices

Part # LTC6952
Description  Ultralow Jitter, 4.5GHz PLL with 11 Outputs and JESD204B Support
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6952 Datasheet(HTML) 77 Page - Analog Devices

Back Button LTC6952 Datasheet HTML 72Page - Analog Devices LTC6952 Datasheet HTML 73Page - Analog Devices LTC6952 Datasheet HTML 74Page - Analog Devices LTC6952 Datasheet HTML 75Page - Analog Devices LTC6952 Datasheet HTML 76Page - Analog Devices LTC6952 Datasheet HTML 77Page - Analog Devices LTC6952 Datasheet HTML 78Page - Analog Devices LTC6952 Datasheet HTML 79Page - Analog Devices LTC6952 Datasheet HTML 80Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 77 / 80 page
background image
LTC6952
77
6952f
For more information www.analog.com
Preliminary Technical Data
Advance Product Information Subject to Change
Rev PrA
TYPICAL APPLICATIONS
Generation of up to 125 ADC Clock/SYSREF Pairs Using a Three Stage Synchronization Architecture:
Synchronization Procedure and Measurement Results
Step 2: ParallelSYNC Multichip Clock Alignment
Step 3: SYSREF Alignment
Step 3: SYSREF Pulses
Step 1: Reference Alignment
Stage 3 LTC6952 Phase Noise vs
Stage 2 LTC6953 ADEL Setting
fOUT = 4GHz, Mx = 1
Initial Setup: Program LTC6952 and LTC6953 Registers
Settings Created from the LTC6952Wizard.
Step 1: Synchronize Stage 1&2 Reference Signals
A) EZSync: Toggle Stage 1 LTC6953 SSRQ Bit
B) OPT: Fine Alignment, Adjust Stage 2 ADEL Bits
Step 2: Synchronize Stage 3 Output Signals
A) Set Stage 1&2 LTC6953 SRQMD=1
B) ParallelSync: Toggle Stage 1 LTC6953 SSRQ Bit
Step 3: Send SYSREF Request
A) Power Up LTC6952 SYSREF Outputs
B) Set LTC6952 SRQMD=1
C) Send SYSREF: Toggle Stage 1 LTC6953 SSRQ Bit
Step 4: Optional Reduce Power
A) Power Down LTC6952 SYSREF Outputs
B) Set Stage 1&2 LTC6953 & LTC6952 SRQMD = 0
STAGE 2 ADEL ADJUSTMENTS
REF EDGE ALIGNED < ±5.5ps
(ADJUSTS FOR PART, CABLE & PCB MISMATCH)
5ns/DIV
LTC6952 #23
REF Input
LTC6952 #13
REF Input
6952 TAO4b
500ps/DIV
LTC6952 #13
OUT8: 4GHz
LTC6952 #23
OUT8: 4GHz
OUT1: 500MHz
OUT1: 500MHz
6952 TAO4c
SYSREF Valid
Clock Edge
500ps/DIV
OUT0: SYSREF
12.5MHz
OUT1: CLOCK
500MHz
OUT7: SYSREF
12.5MHz
OUT8: CLOCK
4GHz
6952 TA04d
100ns/DIV
SYSREF
300mV/DIV
6952 TAO4e
RMS JITTER = 73fs
EQUIVALENT ADC SNR METHOD
STAGE 2 ADEL=0
STAGE 2 ADEL=31
STAGE 2 ADEL=63
OFFSET FREQUENCY (Hz)
1k
10k
100k
1M
10M 40M
–180
–170
–160
–150
–140
–130
–120
–110
–100
6952 TAO4f



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com