Electronic Components Datasheet Search
  English  ▼

X  

LTC6952 Datasheet(PDF) 66 Page - Analog Devices

Part # LTC6952
Description  Ultralow Jitter, 4.5GHz PLL with 11 Outputs and JESD204B Support
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6952 Datasheet(HTML) 66 Page - Analog Devices

Back Button LTC6952 Datasheet HTML 62Page - Analog Devices LTC6952 Datasheet HTML 63Page - Analog Devices LTC6952 Datasheet HTML 64Page - Analog Devices LTC6952 Datasheet HTML 65Page - Analog Devices LTC6952 Datasheet HTML 66Page - Analog Devices LTC6952 Datasheet HTML 67Page - Analog Devices LTC6952 Datasheet HTML 68Page - Analog Devices LTC6952 Datasheet HTML 69Page - Analog Devices LTC6952 Datasheet HTML 70Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 80 page
background image
LTC6952
66
6952f
For more information www.analog.com
Preliminary Technical Data
Advance Product Information Subject to Change
Rev PrA
APPLICATIONS INFORMATION
Even if the reference input is a CMOS signal, it is still
required to be a high quality signal and is best routed on
50Ω transmission lines. Because CMOS drivers typically
are not capable of driving 50Ω, it is recommended to put
a resistor in series with the reference output before being
applied to the transmission line, and loaded with 50Ω to
GND as close to the LTC6952 as possible as shown in
Figure 25. See “REFERENCE SOURCE CONSIDERATIONS”
above. For production testing, the rise and fall times of
the EZS_SRQ and REF± signals are 1ns.
CMOS EZS_SRQ+
(EZS_SRQ– = GND)
DIFFERENTIAL
EZS_SRQ±
50%
50%
REF±
6952 F39
tSH
VIH
tSS
CMOS EZS_SRQ+
(EZS_SRQ– = GND)
DIFFERENTIAL
EZS_SRQ±
50%
50%
REF±
6952 F40
tSH
VIL
tSS
Figure 39. Rising EZS_SRQ to REF Timing Detail
Figure 40. Falling EZS_SRQ to REF Timing Detail
SUPPLY BYPASSING AND PCB LAYOUT GUIDELINES
Care must be taken when creating a PCB layout to mini-
mize power supply decoupling and ground inductances.
All power supply V+ pins should be bypassed directly to
the ground plane using either a 0.01µF or a 0.1µF ceramic
capacitor as called out in the Pin Functions section as close
to the pin as possible. Multiple vias to the ground plane
should be used for all ground connections, including to
the power supply decoupling capacitors.
The package’s exposed pad is a ground connection, and
must be soldered directly to the PCB land. The PCB land
pattern should have multiple thermal vias to the ground
plane for both low ground inductance and also low thermal
resistance (see Figure 41 for an example). An example of
6952 F41
Figure 41. PCB Top Metal Layer Pin and Exposed
Ground Pad Design. Pin 41 is Signal Ground and
Connected Directly to the Exposed Pad Metal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com