Electronic Components Datasheet Search
  English  ▼

X  

TMS320F Datasheet(PDF) 365 Page - Texas Instruments

Part # TMS320F
Description  CPU and Instruction Set
PDF  389 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F Datasheet(HTML) 365 Page - Texas Instruments

Back Button TMS320F Datasheet HTML 361Page - Texas Instruments TMS320F Datasheet HTML 362Page - Texas Instruments TMS320F Datasheet HTML 363Page - Texas Instruments TMS320F Datasheet HTML 364Page - Texas Instruments TMS320F Datasheet HTML 365Page - Texas Instruments TMS320F Datasheet HTML 366Page - Texas Instruments TMS320F Datasheet HTML 367Page - Texas Instruments TMS320F Datasheet HTML 368Page - Texas Instruments TMS320F Datasheet HTML 369Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 365 / 389 page
background image
Glossary
D-5
Glossary
data page pointer (DP):
A 9-bit field in status register ST0 that specifies
which of the 512 data pages is currently selected for direct address
generation. When an instruction uses direct addressing to access a data-
memory value, the DP provides the nine MSBs of the data-memory
address, and the instruction provides the seven LSBs.
data-read address bus (DRAB):
A 16-bit internal bus that carries the
address for each read from data memory.
data read bus (DRDB):
A 16-bit internal bus that carries data from data
memory to the CALU and the ARAU.
data-write address bus (DWAB):
A 16-bit internal bus that carries the
address for each write to data memory.
data write bus (DWEB):
A 16-bit internal bus that carries data to both
program memory and data memory.
decode phase:
The phase of the pipeline in which the instruction is
decoded. See also
pipeline; instruction-fetch phase; operand-fetch
phase; instruction-execute phase.
direct addressing:
One of the methods used by an instruction to address
data-memory. In direct addressing, the data-page pointer (DP) holds the
nine MSBs of the address (the current data page), and the instruction
word provides the seven LSBs of the address (the offset). See also
indirect addressing.
DP:
See
data page pointer (DP).
DRAB:
See
data-read address bus (DRAB).
DRDB:
See
data read bus (DRDB).
DS:
Data memory select pin. The ’C24x asserts DS to indicate an access to
external data memory (local or global).
DSWS:
Data-space wait-state bit(s). A value in the wait-state generator
control register (WSGR) that determines the number of wait states
applied to reads from and writes to off-chip data space.
dual-access RAM:
See
DARAM.
dummy cycle:
A CPU cycle in which the CPU intentionally reloads the
program counter with the same address.
DWAB:
See
data-write address bus (DWAB).
DWEB:
See
data write bus (DWEB).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com