Electronic Components Datasheet Search
  English  ▼

X  

TMS320F Datasheet(PDF) 369 Page - Texas Instruments

Part # TMS320F
Description  CPU and Instruction Set
PDF  389 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F Datasheet(HTML) 369 Page - Texas Instruments

Back Button TMS320F Datasheet HTML 365Page - Texas Instruments TMS320F Datasheet HTML 366Page - Texas Instruments TMS320F Datasheet HTML 367Page - Texas Instruments TMS320F Datasheet HTML 368Page - Texas Instruments TMS320F Datasheet HTML 369Page - Texas Instruments TMS320F Datasheet HTML 370Page - Texas Instruments TMS320F Datasheet HTML 371Page - Texas Instruments TMS320F Datasheet HTML 372Page - Texas Instruments TMS320F Datasheet HTML 373Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 369 / 389 page
background image
Glossary
D-9
Glossary
L
latch phase:
The phase of a CPU cycle during which internal values are held
constant. See also
logic phase; CLKOUT1.
local data space:
The portion of data-memory addresses that are not allo-
cated as global by the global memory allocation register (GREG). If none
of the data-memory addresses are allocated for global use, all of data
space is local. See also
global data space.
logic phase:
The phase of a CPU cycle during which internal values are
changed. See also
latch phase; CLKOUT1.
long-immediate value:
A 16-bit constant given as an operand of an
instruction that is using immediate addressing.
LSB:
Least significant bit. The lowest order bit in a word. When used in plural
form (LSBs), refers to a specified number of low-order bits, beginning
with the lowest order bit and counting to the left. For example, the four
LSBs of a 16-bit value are bits 0 through 3. See also
MSB.
M
machine cycle:
See
CPU cycle.
maskable interrupt:
A hardware interrupt that can be enabled or disabled
through software. See also
nonmaskable interrupt.
master clock output signal:
See
CLKOUT1.
master phase:
See
logic phase.
memory-mapped register:
One of the on-chip registers mapped to
addresses in data memory. See also
I/O-mapped register.
microcomputer mode:
A mode in which the on-chip ROM or flash memory
is enabled. This mode is selected with the MP/MC pin. See also
MP/MC
pin; microprocessor mode.
microprocessor mode:
A mode in which the on-chip ROM or flash memory
is disabled. This mode is selected with the MP/MC pin. See also
MP/MC
pin; microcomputer mode.
microstack (MSTACK):
A register used for temporary storage of the
program counter (PC) value when an instruction needs to use the PC to
address a second operand.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com