Electronic Components Datasheet Search
  English  ▼

X  

TMS320F Datasheet(PDF) 371 Page - Texas Instruments

Part # TMS320F
Description  CPU and Instruction Set
PDF  389 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F Datasheet(HTML) 371 Page - Texas Instruments

Back Button TMS320F Datasheet HTML 367Page - Texas Instruments TMS320F Datasheet HTML 368Page - Texas Instruments TMS320F Datasheet HTML 369Page - Texas Instruments TMS320F Datasheet HTML 370Page - Texas Instruments TMS320F Datasheet HTML 371Page - Texas Instruments TMS320F Datasheet HTML 372Page - Texas Instruments TMS320F Datasheet HTML 373Page - Texas Instruments TMS320F Datasheet HTML 374Page - Texas Instruments TMS320F Datasheet HTML 375Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 371 / 389 page
background image
Glossary
D-11
Glossary
output shifter:
32- to 16-bit barrel left shifter. Shifts the 32-bit accumulator
output from 0 to 7 bits left for quantization management, and outputs
either the 16-bit high or low half of the shifted 32-bit data to the data write
bus (DWEB).
OV bit:
Overflow flag bit. Bit 12 of status register ST0; indicates whether the
result of an arithmetic operation has exceeded the capacity of the
accumulator.
overflow (in a register):
A condition in which the result of an arithmetic
operation exceeds the capacity of the register used to hold that result.
overflow mode:
The mode in which an overflow in the accumulator causes
the accumulator to be loaded with a preset value. If the overflow is in the
positive direction, the accumulator is loaded with its most positive
number. If the overflow is in the negative direction, the accumulator is
filled with its most negative number.
OVM bit:
Overflow mode bit. Bit 11 of status register ST0; enables or
disables overflow mode. See also
overflow mode.
P
PAB:
See
program address bus (PAB).
PAR:
Program address register. A register that holds the address currently
being driven on the program address bus for as many cycles as it takes
to complete all memory operations scheduled for the current machine
cycle.
PC:
See
program counter (PC).
PCB:
Printed circuit board.
pending interrupt:
A maskable interrupt that has been successfully
requested but is awaiting acknowledgement by the CPU.
pipeline:
A method of executing instructions in an assembly line fashion.
The ’C24x pipeline has four independent phases. During a given CPU
cycle, four different instructions can be active, each at a different stage
of completion. See also
instruction-fetch phase; instruction-decode
phase; operand-fetch phase; instruction-execute phase.
PLL:
Phase lock loop circuit.
PM bits:
See
product shift mode bits (PM).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com