| Electronic Components Datasheet Search |
|
FS6500 Datasheet(PDF) 46 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS6500 Datasheet(HTML) 46 Page - NXP Semiconductors |
|
46 / 153 page ![]() NXP Semiconductors FS6500-FS4500-ASILD Safety power system basis chip with CAN FD and LIN transceivers • FLT_ERR_FS = 0/Intermediate = 3; Final = 6 (Figure 22). • FLT_ERR_FS = 1/Intermediate = 1; Final = 2 (Figure 23). In any condition, if the RSTB pin is asserted low for a duration longer than eight seconds, the device goes to: • Deep fail-safe if the DFS function is enabled (SELECT pin connected to ground) • LPOFF-sleep if the DFS function is disabled (SELECT pin connected to VPRE) The following faults lead to an increment of the fault error counter and can be configured: • Watchdog error counter = max value (6 by default) • VCORE, VCCA, VAUX undervoltage • VCORE, VCCA, VAUX overvoltage • FCRBM follows VCORE configuration • IO_45 error detection (external IC error) The following faults lead to an increment of the fault error counter and cannot be configured: • VPRE overvoltage • Watchdog refresh not OK or watchdog timeout during INIT phase • SPI DED • ABIST1, ABIST2 fail • RSTB short to high (by cascaded effect of FS0B assertion) • External reset (except reset extension by MCU after reset assertion by the device) • IO_23 error detection (FCCU) INCR INCR INCR INCR INCR WD Refresh counter = 7 if cfg WD Refresh counter = 7 if cfg WD Refresh counter = 7 if cfg WD Refresh counter = 7 if cfg WD Refresh counter = 7 if cfg aaa-037751 1 6 POR | WU from LPOFF * Assert FS0 if cfg * Assert RST if cfg Turn OFF regulators * DFS if cfg INCR = WD error counter = WD_CNT_ERR[1:0] | WD refresh NOK during INIT_FS | IO23/45_ERR | UV/OV/FCRBM | ABIST1/2 | RSTB_short_high | SPI DED | External Reset | INCR WD Refresh counter = 7 WD Refresh counter = 7 if cfg RSTB assrted for 8 seconds if cfg 2 3 5 4 0 * Assert RST if cfg * Assert RST if cfg Figure 22. Fault error counter (FLT_ERR_FS = 0, WD_CNT_RFR = 6) FS6500-FS4500-ASILD All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 8 — 5 August 2024 Document feedback 46 / 153 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |