| Electronic Components Datasheet Search |
|
FS6500 Datasheet(PDF) 68 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS6500 Datasheet(HTML) 68 Page - NXP Semiconductors |
|
68 / 153 page ![]() NXP Semiconductors FS6500-FS4500-ASILD Safety power system basis chip with CAN FD and LIN transceivers The main contributors to the device power dissipation are the VPRE, VCORE, and VCCA (when used with an internal PMOS) regulators. In comparison, the power dissipation from the Internal IC, VAUX, and CAN transceiver are negligible. VPRE power dissipation is mainly induced by the loading of the regulators it is supplying, mainly VCORE, VCCA, and VAUX which are application dependent. The total device power dissipation, depending on the variation of these three regulators, is detailed in Figure 52 with the environmental conditions in the associated table. 3.3 V 3.3 V 6.5 V 0.7 A 3.3 V and 5 V ICORE + ICCA + IAUX + ICAN 6.5 V 3.3 V and 1.2 V from 0.25 to 1.5 A ICORE + ICCA + IAUX + ICAN Pdis vs. ICCA 3.3 V 6.5 V from 0.5 to 2A 0.3 A 3.3 V Pdis vs. IPRE Pdis vs. ICORE IPRE (A) 0.4 2.0 1.6 0.8 1.2 Power dissipation vs. Ipre 0.6 1.0 1.4 Power dissipation (W) 0.2 Power dissipation vs. Icore 0.4 0.8 1.2 ICCA (A) 0.01 0.03 0.05 0.07 0.09 0.11 1.1 aaa-037781 Power dissipation (W) 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 ICORE (A) 0.2 0.6 1.0 1.4 0.4 0.8 1.2 1.6 1.4 Power dissipation (W) 0.2 Power dissipation vs. Icca 0.4 0.6 0.8 1.0 1.2 50 mA 20 to 100 mA 50 mA 3.3 V 3.3 V 3.3 V 200 mA 200 mA 200 mA 5 V 5 V 5 V 33 mA 33 mA 33 mA VCORE VPRE IPRE ICORE VCCA ICCA VAUX IAUX CAN_5 V ICAN VSUP = 14 V, VCORE = 3.3 V VSUP = 18 V, VCORE = 3.3 V VSUP = 14 V, VCORE = 1.2 V VSUP = 18 V, VCORE = 1.2 V VSUP = 14 V VSUP = 18 V VSUP = 14 V, VCCA = 5 V VSUP = 18 V, VCCA = 5 V VSUP = 14 V, VCCA = 3.3 V VSUP = 18 V, VCCA = 3.3 V Figure 52. Power dissipation versus ICORE, ICCA, or IPRE 12.7.9 Start-up sequence To provide a safe and well known start-up sequence, the FS6500/FS4500 includes an undervoltage lockout. This VSUP_UV_5 undervoltage lockout applies when the device is under a power-on reset condition or released from LPOFF. All the different voltage rails start automatically as described in Figure 53. FS6500-FS4500-ASILD All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 8 — 5 August 2024 Document feedback 68 / 153 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |