| Electronic Components Datasheet Search |
|
FS6500 Datasheet(PDF) 49 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS6500 Datasheet(HTML) 49 Page - NXP Semiconductors |
|
49 / 153 page ![]() NXP Semiconductors FS6500-FS4500-ASILD Safety power system basis chip with CAN FD and LIN transceivers Cold reset (start-up) FLT_ERR_CNT RSTB FS0B aaa-037756 0 1 2 2 0 1 1 0 1 3 WD error counter = 6 or WD not OK INIT_FS WD error counter = 6 WD error counter = 6 FS_OUT write OK FS_OUT write OK FS_OUT write OK WD error counter = 6 or WD not OK INIT_FS # WD refresh counter max value + 1 consecutive WD answers OK # WD refresh counter max value + 1 consecutive WD answers OK # WD refresh counter max value + 1 consecutive WD answers OK Figure 27. Fault error counter and FS0B deactivation sequence (FLT_ERR_FS = 0 and WD_CNT_ERR = 6) 12.5.4 RESET (RSTB) activation The activation of RSTB depends on the fail-safe state machine configuration performed during the INIT_FS phase. The following faults impact on RSTB activation can be configured: • Watchdog error counter = max value (6 by default) • VCORE, VCCA, VAUX undervoltage • VCORE, VCCA, VAUX overvoltage • FCRBM follows VCORE configuration • IO_23 error detection (FCCU) • Fault error counter level The following faults impact on RSTB activation cannot be configured: • VPRE overvoltage • Watchdog refresh not OK or watchdog timeout during INIT phase • FS0B short to high • RSTB pulse requested by SPI 12.5.5 Fail-safe output (FS0B) activation The activation of FS0B depends on the fail-safe state machine configuration performed during the INIT_FS phase. The following faults impact on FS0B activation can be configured: • Watchdog error counter = max value (6 by default) • VCORE, VCCA, VAUX undervoltage • VCORE, VCCA, VAUX overvoltage • FCRBM follows VCORE configuration • IO_23 error detection (FCCU) • IO_45 error detection (external IC error) • Fault error counter level The following faults impact on FS0B activation cannot be configured: • VPRE overvoltage • Watchdog refresh not OK or watchdog timeout during INIT phase • LBIST, ABIST1/2 fail • RSTB, FS1B short to high • FS0B low requested by SPI FS6500-FS4500-ASILD All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 8 — 5 August 2024 Document feedback 49 / 153 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |