| Electronic Components Datasheet Search |
|
TPS62870 Datasheet(PDF) 10 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPS62870 Datasheet(HTML) 10 Page - Texas Instruments |
|
10 / 66 page ![]() 6.5 Electrical Characteristics (continued) over operating junction temperature (TJ = –40°C to 125°C) and VIN = 2.7V to 6V. Typical values at VIN = 3.3V and TJ = 25°C (unless otherwise noted). PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIT– Negative-going power-on reset threshold 1.4 V TSD Thermal shutdown threshold temperature TJ rising 170 °C Thermal shutdown hysteresis 20 °C TW Thermal warning threshold temperature TJ rising 150 °C Thermal warning hysteresis 20 °C CONTROL and INTERFACE VIT+ Positive-going input threshold voltage (EN) 0.97 1.0 1.03 V VIT– Negative-going input threshold voltage (EN) 0.87 0.9 0.93 V Vhys Hysteresis voltage (EN) 95 mV IIH High-level input current (EN) VIH = VIN, internal pulldown resistor disabled 200 nA IIL Low-level input current (EN) VIL = 0V, internal pulldown resistor disabled –200 nA VIH High-level input voltage (SDA, SCL, MODE/SYNC, VSEL, FSEL, SYNC_OUT) 0.8 V VIL Low-level input voltage (SDA, SCL, MODE/SYNC, VSEL, FSEL, SYNC_OUT) 0.4 V VOL Low-level output voltage (SDA) IOL = 3mA 0.4 V IOL = 9mA 0.4 V IOL = 5mA 0.2 V IOH High-level output current (SDA, SCL) VOH = 3.3V 200 nA IIL Low-level input current (MODE/SYNC) VIL = 0V –150 150 nA IIH High-level input current (MODE/SYNC) VIH = VIN 3 µA IIL Low-level input current (SYNC_OUT) VIL = 0V –250 nA IIH High-level input current (SYNC_OUT) VIH = 2V 150 nA CIN_SDA_ SCL Parasitic input capacitance on SDA and SCL pins 10 pF td(EN)1 Enable delay time when EN tied to VIN Measured from when EN goes high to when device starts switching SRVIN = 1V/µs 175 500 µs td(EN)2 Enable delay time when VIN already applied Measured from when EN goes high to when device starts switching 100 µs td(RAMP) Output voltage ramp time Measured from when device starts switching to rising edge of PG 0.35 0.5 0.65 ms 0.7 1 1.3 ms 1.4 2 2.6 ms 2.8 4 5.2 ms Time to lock external frequency 50 µs Internal pullup resistance (VSEL, FSEL) 5.5 9 kΩ Internal pulldown resistance (VSEL, FSEL) 1.3 2.2 kΩ VT+ Positive-going power good threshold voltage (output undervoltage) 94 96 98 %VOUT VT– Negative-going power good threshold voltage (output undervoltage) 92 94 96 %VOUT TPS62870, TPS62871, TPS62872, TPS62873 SLVSGC5E – JANUARY 2023 – REVISED OCTOBER 2025 www.ti.com 10 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: TPS62870 TPS62871 TPS62872 TPS62873 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |