Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TPS62870 Datasheet(PDF) 12 Page - Texas Instruments

Part # TPS62870
Description  TPS6287x 2.7V to 6V Input, 6A, 9A, 12A, 15A, Fast Transient Stackable Synchronous Step-Down Converters With I2C Interface and Remote Sense
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TPS62870 Datasheet(HTML) 12 Page - Texas Instruments

Back Button TPS62870 Datasheet HTML 8Page - Texas Instruments TPS62870 Datasheet HTML 9Page - Texas Instruments TPS62870 Datasheet HTML 10Page - Texas Instruments TPS62870 Datasheet HTML 11Page - Texas Instruments TPS62870 Datasheet HTML 12Page - Texas Instruments TPS62870 Datasheet HTML 13Page - Texas Instruments TPS62870 Datasheet HTML 14Page - Texas Instruments TPS62870 Datasheet HTML 15Page - Texas Instruments TPS62870 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 66 page
background image
6.6 I2C Interface Timing Characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fSCL
SCL clock frequency
Standard mode
100
kHz
Fast mode
400
Fast mode plus
1000
tHD; tSTA
Hold time (repeated) START condition
Standard mode
4
µs
Fast mode
0.6
Fast mode plus
0.26
tLOW
LOW period of the SCL clock
Standard mode
4.7
µs
Fast mode
1.3
Fast mode plus
0.5
tHIGH
HIGH period of the SCL clock
Standard mode
4
µs
Fast mode
0.6
Fast mode plus
0.26
tSU; tSTA
Setup time for a repeated START
condition
Standard mode
4.7
µs
Fast mode
0.6
Fast mode plus
0.26
tHD; tDAT Data hold time
Standard mode
0
3.45
µs
Fast mode
0
0.9
Fast mode plus
0
tSU; tDAT
Data setup time
Standard mode
250
ns
Fast mode
100
Fast mode plus
50
tr
Rise time of both SDA and SCL signals
Standard mode
1000
ns
Fast mode
20
300
Fast mode plus
120
tf
Fall time of both SDA and SCL signals
Standard mode
300
ns
Fast mode
20×VDD/5.5V
(1)
300
Fast mode plus
20×VDD/5.5V
(1)
120
tSU; tSTO Setup time for STOP condition
Standard mode
4
µs
Fast mode
0.6
Fast mode plus
0.26
tBUF
Bus free time between a STOP and
START condition
Standard mode
4.7
µs
Fast mode
1.3
Fast mode plus
0.5
Cb
Capacitive load for each bus line
Standard mode
400
pF
Fast mode
400
Fast mode plus
550
(1)
VDD is the pullup voltage of SDA and SCL
6.7 Timing Requirements
MIN
NOM
MAX
UNIT
f(SYNC)
Synchronization clock frequency range
(MODE/SYNC)
Nominal fSW = 1.5MHz
1.3
2.0
MHz
TPS62870, TPS62871, TPS62872, TPS62873
SLVSGC5E – JANUARY 2023 – REVISED OCTOBER 2025
www.ti.com
12
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: TPS62870 TPS62871 TPS62872 TPS62873



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com