Electronic Components Datasheet Search
  English  ▼

X  

XC2000 Datasheet(PDF) 112 Page - Infineon Technologies AG

Part # XC2000
Description  16/32-Bit Single-Chip Microcontroller with 32-Bit Performance Volume 1 (of 2): Peripheral Units
PDF  647 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC2000 Datasheet(HTML) 112 Page - Infineon Technologies AG

Back Button XC2000 Datasheet HTML 108Page - Infineon Technologies AG XC2000 Datasheet HTML 109Page - Infineon Technologies AG XC2000 Datasheet HTML 110Page - Infineon Technologies AG XC2000 Datasheet HTML 111Page - Infineon Technologies AG XC2000 Datasheet HTML 112Page - Infineon Technologies AG XC2000 Datasheet HTML 113Page - Infineon Technologies AG XC2000 Datasheet HTML 114Page - Infineon Technologies AG XC2000 Datasheet HTML 115Page - Infineon Technologies AG XC2000 Datasheet HTML 116Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 647 page
background image
XC2000 Derivatives
System Units (Vol. 1 of 2)
Memory Organization
Preliminary
User’s Manual
3-50
V1.0, 2007-06
MemoryX2K, V1.1
3.10
On-Chip Program Memory Control
The internal memory block “IMB” contains all memories of the so called “on-chip program
memory area” in the address range from C0’0000H to FF’FFFFH. Included are the
program SRAM, the embedded flash memories and central control logic called “IMB
Core”.
In the XC2000 device the IMB contains the following memories:
•
764 KB flash memory in three independent modules.
•
64 KB program SRAM (see Section 3.4.1).
The IMB connects these memories to the CPU data bus and the instruction fetch bus.
Each memory can contain instruction code, data or a mixture of both. The IMB manages
accesses to the memories and supports flash programming and erase.
3.10.1
Overview
The Figure 3-9 shows how the IMB and its memories are integrated into the device
architecture. Only the main data streams are included. The data buses are usually
accompanied by address and control signals and check-sum data like parity or ECC.
Figure 3-9
IMB Block Diagram
The CPU has two independent busses. The instruction fetch bus is controlled by the
program management unit “PMU” of the CPU. It fetches instructions in aligned groups of
64 bits. The instruction fetch unit of the CPU predicts the outcome of jumps and fetches
IMB
Flash Memory
Flash Module 0
Flash Module 1
Flash Module 2
PSRAM
(P rogram
SRA M)
IMB
Core
Data
Instructions
64
128
128
imb_block_diagram.vsd
128
16
64
C166SV2
PMU
(Instr fetch)
DMU
(Data access)
CPU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com