Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 36 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 36 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 32Page - Renesas Technology Corp SH7616 Datasheet HTML 33Page - Renesas Technology Corp SH7616 Datasheet HTML 34Page - Renesas Technology Corp SH7616 Datasheet HTML 35Page - Renesas Technology Corp SH7616 Datasheet HTML 36Page - Renesas Technology Corp SH7616 Datasheet HTML 37Page - Renesas Technology Corp SH7616 Datasheet HTML 38Page - Renesas Technology Corp SH7616 Datasheet HTML 39Page - Renesas Technology Corp SH7616 Datasheet HTML 40Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 935 page
background image
Section 1 Overview
Rev. 2.00 Mar 09, 2006 page 10 of 906
REJ09B0292-0200
Item
Specifications
User debug
interface (H-UDI)
• Conforms to IEEE1149.1 standard
 Five test signals (TCK, TDI, TDO, TMS, TRST)
 TAP controller
 Instruction register
 Data register
 Bypass register
• Test mode that conforms to the IEEE1149.1 standard
 Standard instructions: BYPASS, SAMPLE/PRELOAD, and EXTEST
 Optional instructions: CLAMP, HIGHZ, and IDCODE
• H-UDI interrupt
 H-UDI interrupt request to INTC
• Reset hold
Timer pulse unit
(TPU), 3 channels
• Maximum 8-pulse input/output
• Total of eight timer general registers (TGR) (four for channel 0, two each
for channels 1 and 2)
 Waveform output by compare match: Selection of 0, 1, or toggle output
 Input capture function: Selection of rising-edge, falling-edge, or both-
edge detection
 Counter clear operation: Counter clearing possible by compare match
or input capture
 Synchronous operation: Multiple timer counters (TCNT) can be written
to simultaneously; simultaneous clearing by compare match and input
capture possible; simultaneous register input/output possible by
counter synchronous operation
 PWM mode: Any PWM output duty can be set; maximum 7-phase
PWM output possible by combination with synchronous operation
• Buffer operation settable for channel 0
 Input capture register double-buffering possible
 Automatic rewriting of output compare register possible
• Phase counting mode settable independently for channels 1 and 2
 Two-phase encoder pulse up/down-count possible
• 13 interrupt sources
 For channel 0, four compare match/input capture dual-function
interrupts and one overflow interrupt can be requested independently
 For channels 1 and 2, two compare match/input capture dual-function
interrupts, one overflow interrupt, and one underflow interrupt can be
requested independently



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com