SH7616 datasheet(99/935 Pages) RENESAS

99 / 935 page

Section 2 CPU

Rev. 2.00 Mar 09, 2006 page 73 of 906

REJ09B0292-0200

2.5.1

CPU Instruction Set

Table 2.19 lists the CPU instructions by classification.

Table 2.19 Classification of CPU Instructions

Classification Types

Operation

Code

Function

No. of

Instructions

Data transfer

MOV

Data transfer, immediate data transfer, peripheral

module data transfer, structure data transfer

MOVA

Effective address transfer

MOVT

T bit transfer

SWAP

Swap of upper and lower bytes

XTRCT

Extraction of the middle of registers connected

Arithmetic

ADD

Binary addition

operations

ADDC

Binary addition with carry

ADDV

Binary addition with overflow

CMP/cond Comparison

DIV1

Division

DIV0S

Initialization of signed division

DIV0U

Initialization of unsigned division

DMULS

Signed double-length multiplication

DMULU

Unsigned double-length multiplication

Decrement and test

EXTS

Sign extension

EXTU

Zero extension

MAC

Multiply/accumulate, double-length

multiply/accumulate operation

MUL

Double-length multiply operation

MULS

Signed multiplication

MULU

Unsigned multiplication

NEG

Negation

NEGC

Negation with borrow

SUB

Binary subtraction

SUBC

Binary subtraction with borrow

SUBV

Binary subtraction with underflow

SH7616 Datasheet(PDF) 99 Page - Renesas Technology Corp

SH7616 Datasheet(HTML) 99 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL