Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 33 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 33 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 29Page - Renesas Technology Corp SH7616 Datasheet HTML 30Page - Renesas Technology Corp SH7616 Datasheet HTML 31Page - Renesas Technology Corp SH7616 Datasheet HTML 32Page - Renesas Technology Corp SH7616 Datasheet HTML 33Page - Renesas Technology Corp SH7616 Datasheet HTML 34Page - Renesas Technology Corp SH7616 Datasheet HTML 35Page - Renesas Technology Corp SH7616 Datasheet HTML 36Page - Renesas Technology Corp SH7616 Datasheet HTML 37Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 935 page
background image
Section 1 Overview
Rev. 2.00 Mar 09, 2006 page 7 of 906
REJ09B0292-0200
Item
Specifications
Direct memory
access controller
(DMAC),
2 channels
• 4-Gbyte address space, maximum 16M (16,777,216) transfers
• Selection of 8-bit, 16-bit, 32-bit, or 16-byte transfer data length
• Parallel execution of CPU instruction processing and DMA operation
possible in case of cache hit
• Selection of dual address or single address mode
 Single address (data transfer rate of one transfer unit in one bus cycle)
 Dual address (data transfer rate of one transfer unit in two bus cycles)
 When synchronous DRAM is connected, 16-byte continuous read →
continuous write transfer is possible (dual)
• When SDRAM is connected, clocked single-address transfer is possible at
rates up to 31.25 MHz
• Cycle stealing or burst transfer
• Relative channel priorities can be set (fixed mode/round robin mode)
• DMA transfer is possible for the following devices:
 External memory, on-chip memory, on-chip supporting modules
(excluding DMAC, BSC, UBC, cache, E-DMAC, EtherC)
• External requests, DMA transfer requests from on-chip supporting
modules, auto requests
• Interrupt request (DEIn) can be issued to CPU at end of data transfer
• DACK used for DREQ sampling (however, there is always one overrun as
there is one acceptance before first DACK)
On-chip RAM
• 4-kbyte X-RAM
• 4-kbyte Y-RAM
Ethernet controller
direct memory
access controller
(E-DMAC),
2 channels
• Transfer possible between EtherC and external memory/on-chip memory
• 16-byte burst transfer possible
• Single address transfer
• Chain block transfer
• 32-bit transfer data width
• 4-Gbyte address space
• Data transfer possible from across byte boundaries in transmission
• Each transmit and receive FIFO includes 2 kbytes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com