Electronic Components Datasheet Search
  English  ▼

X  

7702 Datasheet(PDF) 85 Page - Renesas Technology Corp

Part # 7702
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  217 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7702 Datasheet(HTML) 85 Page - Renesas Technology Corp

Back Button 7702 Datasheet HTML 81Page - Renesas Technology Corp 7702 Datasheet HTML 82Page - Renesas Technology Corp 7702 Datasheet HTML 83Page - Renesas Technology Corp 7702 Datasheet HTML 84Page - Renesas Technology Corp 7702 Datasheet HTML 85Page - Renesas Technology Corp 7702 Datasheet HTML 86Page - Renesas Technology Corp 7702 Datasheet HTML 87Page - Renesas Technology Corp 7702 Datasheet HTML 88Page - Renesas Technology Corp 7702 Datasheet HTML 89Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 217 page
background image
7702/7703 Group User’s Manual
INTERRUPTS
4–23
___
4.10.1 Function of INTi interrupt request bit
(1)
Selecting edge sense mode
The interrupt request bit has the same function as that of internal interrupts. That is, when an
interrupt request occurs, the interrupt request bit is set to “1.” The bit remains set to “1” until the
interrupt request is accepted; it is cleared to “0” when the interrupt request is accepted. By software,
this bit also can be set to “0” in order to clear the interrupt request or “1” in order to generate the
interrupt request.
(2)
Selecting level sense mode
___
The INTi interrupt request bit becomes ignored.
___
In this case, the interrupt request occurs continuously while the level of the INTi pin is valid level
V1.
___
___
When the INTi pin level changes from the valid level to the invalid level
V2 before the INTi interrupt
request is accepted, this interrupt request is not retained. (Refer to Figure 4.10.4.)
Valid levelV1: This means the level which is selected by the polarity select bit (bit 4 at addresses 7D16
to 7F16).
Invalid levelV2: This means the reversed level of a valid level.
___
4.10 External interrupts (INTi interrupt)
INTi pin
Edge detection
circuit
Interrupt request
Level sense/Edge sense
select bit
Data bus
Interrupt request bit
“0”
“1”
___
Fig. 4.10.3 Circuit of INTi Interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com