Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TW2864D Datasheet(PDF) 35 Page - Renesas Technology Corp

Part # TW2864D
Description  4-Channel Video Decoders and Audio Codecs For Security Applications
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

TW2864D Datasheet(HTML) 35 Page - Renesas Technology Corp

Back Button TW2864D Datasheet HTML 31Page - Renesas Technology Corp TW2864D Datasheet HTML 32Page - Renesas Technology Corp TW2864D Datasheet HTML 33Page - Renesas Technology Corp TW2864D Datasheet HTML 34Page - Renesas Technology Corp TW2864D Datasheet HTML 35Page - Renesas Technology Corp TW2864D Datasheet HTML 36Page - Renesas Technology Corp TW2864D Datasheet HTML 37Page - Renesas Technology Corp TW2864D Datasheet HTML 38Page - Renesas Technology Corp TW2864D Datasheet HTML 39Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 110 page
background image
TW2864
FN7745 Rev. 0.00
Page 35 of 110
September 28, 2012
TW2864
First Stage
AOUT
IRQ
AOUT1
AIN1
AIN2
AIN3
AIN4
AIN1
AIN2
AIN3
AIN4
ACLKP
ASYNP
ADATP
ACLKR
ASYNR
ADATR
ADATM
ACLKR
ASYNR
ADATR1
ADATM1
CLKI
ALINKO
ALINKI
Record Output
(AIN1-AIN16)
Mix Output
TW2864
Second Stage
AOUT
IRQ
AOUT2
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
AIN8
ACLKP
ASYNP
ADATP
ACLKR
ASYNR
ADATR
ADATM
ACLKR
ASYNR
ADATR2
ADATM2
CLKI
ALINKO
ALINKI
Record Output
(AIN5-AIN16)
Mix Output
TW2864
Third Stage
AOUT
IRQ
AOUT3
AIN1
AIN2
AIN3
AIN4
AIN9
AIN10
AIN11
AIN12
ACLKP
ASYNP
ADATP
ACLKR
ASYNR
ADATR
ADATM
ACLKR
ASYNR
ADATR3
ADATM3
CLKI
ALINKO
ALINKI
Record Output
(AIN9-AIN16)
Mix Output
TW2864
Last Stage
AOUT
IRQ
AOUT4
AIN1
AIN2
AIN3
AIN4
AIN13
AIN14
AIN15
AIN16
ACLKP
ASYNP
ADATP
ACLKR
ASYNR
ADATR
ADATM
ACLKR
ASYNR
ADATR4
ADATM4
ADATP4
CLKI
ALINKO
ALINKI
Record Output
(AIN13-AIN16)
Mix Output
ACLKR
ASYNR
Playback4 Input
108MHz or 54MHz
GND
Analog
Mix1-16-Pb4/
AIN1-16/Pb4
Output
Analog
Mix13-16-Pb4/
AIN13-16/Pb4
Output
GND
GND
GND
RSTB
RSTB
RSTB
RSTB
RSTB
RSTB
RSTB
RSTB
FIGURE 19. CONNECTION FOR MASTER ALL CLOCK SYNC MULTI-CHIP OPERATION ON IRQ CASCADE MODE
All chips have SMD = 1;ACLKRMASTER=1;ASYNROEN=0;
Last Stage FIRSTCNUM=0,Other Stage FIRSTCNUM=3;PB_MASTER=0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com