Electronic Components Datasheet Search
  English  ▼

X  

TW2864D Datasheet(PDF) 24 Page - Renesas Technology Corp

Part # TW2864D
Description  4-Channel Video Decoders and Audio Codecs For Security Applications
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

TW2864D Datasheet(HTML) 24 Page - Renesas Technology Corp

Back Button TW2864D Datasheet HTML 20Page - Renesas Technology Corp TW2864D Datasheet HTML 21Page - Renesas Technology Corp TW2864D Datasheet HTML 22Page - Renesas Technology Corp TW2864D Datasheet HTML 23Page - Renesas Technology Corp TW2864D Datasheet HTML 24Page - Renesas Technology Corp TW2864D Datasheet HTML 25Page - Renesas Technology Corp TW2864D Datasheet HTML 26Page - Renesas Technology Corp TW2864D Datasheet HTML 27Page - Renesas Technology Corp TW2864D Datasheet HTML 28Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 110 page
background image
TW2864
FN7745 Rev. 0.00
Page 24 of 110
September 28, 2012
TWO CHANNEL ITU-R BT.656 TIME-MULTIPLEXED FORMAT WITH 54MHz
The TW2864 supports two channels ITU-R BT.656 time-multiplexed format with 54MHz that is useful to security
application requiring two channel outputs through one channel video port. The DUAL_CH register enables the dual
ITU-R BT.656 time-multiplexed format and the SEL_CH register selects another channel output to be multiplexed with
its own channel on each VD pins. To de-multiplex the time-multiplexed data in the back end chip, the channel ID can
be inserted in the data stream using the CHID register. Two kinds of channel ID format can be supported. One is
horizontal blanking code with channel ID and the other is ITU-R BT.656 sync code with channel ID. Figure 10
illustrates the timing diagram in the case of CH1 and CH2 time-multiplexed output through CH1 video output port.
CLKP
(27MHz)
CH1
CH2
VD1_54M
FF
Y50
00
Cr50
00
Y51
XY
Cb52 Cb0
Y52
Y0
Cr52 Cb0
Y53
Y1
Cb54 Cb2
Y54
Y2
Cr54 Cr2
Y55
Y3
Cb56 Cb4
Y56
Y4
Cr56
CLKN
(27MHz)
Y50
Cr50
Y51
Cb52
Y52
Cr52
Y53
Cb54
Y54
Cr54
Y55
Cb56
Y56
Cr56
FF
00
00
XY
Cb0
Y0
Cr0
Y1
Cb2
Y2
Cr2
Y3
Cb4
Y4
FIGURE 10. TIMING DIAGRAM OF TWO CHANNEL TIME-MULTIPLEXED FORMAT WITH 54MHZ
FOUR CHANNEL CIF TIME-MULTIPLEXED FORMAT WITH 54MHZ
Four channel CIF (360x480) time-multiplexed format is also provided for specific security application using the
CIF_54M register. For this format, each channel ITU-R BT.656 data stream is down-sampled into 13.5MHz ITU-R
BT.656 data stream except the sync code. Optionally, the vertical scaling can also be enabled to support Quad
(360x240) format using the VSCALE(REV_ID=0 TW2864)/VSCL_ENA(REV_ID>=1 TW2864) register. Then, these four
13.5MHz ITU-R BT.656 data stream are time-multiplexed into 54MHz data stream. This format requires only one
channel video port to transfer whole four channel CIF data independently.When CIF_54M register is set to
1,TW2864(REV_ID=0) output
this four channel CIF (360x480) time-multiplexed format on all video
ports.TW2864(REV_ID>=1) can support one channel video port to transfer whole four channel CIF data independently
and the other video port to transfer two channel Full D1 ITU-R BT.656 time-multiplexed format simultaneously.To de-
multiplex the time-multiplexed data in the back end chip, the channel ID can be inserted in the data stream using the
CHID register. Two kinds of channel ID format can be supported. One is horizontal blanking code with channel ID and
the other is ITU-R BT.656 sync code with channel ID. Optionally, when the vertical scaling is enabled, the ITU-R BT.656
sync code will be skipped in the invalid line through the VSCL_SYNC register. Figure 11 and Table 4 illustrate the
timing diagram and detailed channel ID format for four channel CIF time-multiplexed format with 54MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com