Electronic Components Datasheet Search
  English  ▼

X  

SH7616 Datasheet(PDF) 346 Page - Renesas Technology Corp

Part # SH7616
Description  32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
PDF  935 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7616 Datasheet(HTML) 346 Page - Renesas Technology Corp

Back Button SH7616 Datasheet HTML 342Page - Renesas Technology Corp SH7616 Datasheet HTML 343Page - Renesas Technology Corp SH7616 Datasheet HTML 344Page - Renesas Technology Corp SH7616 Datasheet HTML 345Page - Renesas Technology Corp SH7616 Datasheet HTML 346Page - Renesas Technology Corp SH7616 Datasheet HTML 347Page - Renesas Technology Corp SH7616 Datasheet HTML 348Page - Renesas Technology Corp SH7616 Datasheet HTML 349Page - Renesas Technology Corp SH7616 Datasheet HTML 350Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 346 / 935 page
background image
Section 7 Bus State Controller (BSC)
Rev. 2.00 Mar 09, 2006 page 320 of 906
REJ09B0292-0200
7.5.9
Overlap Between Auto Precharge Cycle (Tap) and Next Access
If the CPU and DMAC or E-DMAC are accessed sequentially and the first access is to SDRAM
and also in the auto precharge mode, the auto precharge cycle (Tap) of the first access may overlap
the second access if the second access is to a different memory space or to a different bank of the
same SDRAM. (Even if the second access is to the normal space, there may be an overlap with the
Tap cycle.) For this reason, it appears for the number of cycles of the second access as if access
takes place sooner (by the number of Tap cycles) than it actually does. Specific cases in which an
overlap occurs are listed in table 7.7. Also, figure 7.35 shows is a conceptual diagram of an
overlap that occurs when memory spaces CS2 and CS3 are connected to SDRAM (table 7.7, No.
3).
Table 7.7
Cases of Overlap Between Tap Cycle and Next Access
No.
First Access
Second Access
1
Space CS3, auto precharge Access to different space among CS0, CS1, CS2, and CS3
2
mode
Access to different bank in CS3
3
Space CS2, auto precharge Access to different space among CS0, CS1, CS2, and CS3
4
mode
Access to different bank in CS2
First access
to CS2 space
Tr
Tc
Td1
Td2
Td4
Tde
Tap
Tap
Td3
Tr
Tc
Td1
Td2
Overlap
Second
access to
CS3 space
Figure 7.35 Conceptual Diagram of Overlap (Conditions: SDRAM Connected to CS2 Space
(
RAS
RAS
RAS
RAS Precharge Time Set to 2 Cycles) and SDRAM Connected to CS3 Space)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com