Electronic Components Datasheet Search
  English  ▼

X  

SH7727 Datasheet(PDF) 173 Page - Renesas Technology Corp

Part # SH7727
Description  Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
PDF  1109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7727 Datasheet(HTML) 173 Page - Renesas Technology Corp

Back Button SH7727 Datasheet HTML 169Page - Renesas Technology Corp SH7727 Datasheet HTML 170Page - Renesas Technology Corp SH7727 Datasheet HTML 171Page - Renesas Technology Corp SH7727 Datasheet HTML 172Page - Renesas Technology Corp SH7727 Datasheet HTML 173Page - Renesas Technology Corp SH7727 Datasheet HTML 174Page - Renesas Technology Corp SH7727 Datasheet HTML 175Page - Renesas Technology Corp SH7727 Datasheet HTML 176Page - Renesas Technology Corp SH7727 Datasheet HTML 177Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 1109 page
background image
Section 3 Memory Management Unit (MMU)
Rev. 5.00 Dec 12, 2005 page 101 of 1034
REJ09B0254-0500
H'80000000
H'A0000000
H'C0000000
H'E0000000
H'FFFFFFFF
2-Gbyte virtual space,
cacheable
(write-back/write-through)
2-Gbyte virtual space,
cacheable
(write-back/write-through)
Address error
Address error
H'00000000
H'00000000
H'80000000
H'FFFFFFFF
Area P0
Area P1
Area P2
Area P3
Area P4
Area U0
Area Uxy
(present
only when
SR.DSP=1)
Privileged mode
User mode
0.5-Gbyte fixed physical
space, cacheable
(write-back/write-through)
0.5-Gbyte fixed
physical space,
non-cacheable
0.5-Gbyte virtual space,
cacheable
(write-back/write-through)
0.5-Gbyte control space,
non-cacheable
Figure 3.2 Logical Address Space Mapping
Physical Address Space: The SH7727 supports a 32-bit physical address space, but the upper 3
bits are actually ignored and treated as a shadow. See section 12, Bus State Controller (BSC), for
details.
Address Translation: When the MMU is enabled, the logical address space is divided into units
called pages. Physical addresses are translated in page units. Address translation tables in external
memory hold information such as the physical address that corresponds to the logical address and
memory protection codes. When an access to an area other than P4 occurs, if the accessed logical
address belongs to area P1 or P2 there is no TLB access and the physical address is uniquely
defined. If it belongs to area P0, P3 or U0, the TLB is searched by logical address and, if that
logical address is registered in the TLB, the access hits the TLB. The corresponding physical



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com