Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 200 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 200 Page - Altera Corporation

Back Button HC210 Datasheet HTML 196Page - Altera Corporation HC210 Datasheet HTML 197Page - Altera Corporation HC210 Datasheet HTML 198Page - Altera Corporation HC210 Datasheet HTML 199Page - Altera Corporation HC210 Datasheet HTML 200Page - Altera Corporation HC210 Datasheet HTML 201Page - Altera Corporation HC210 Datasheet HTML 202Page - Altera Corporation HC210 Datasheet HTML 203Page - Altera Corporation HC210 Datasheet HTML 204Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 228 page
background image
8–12
Altera Corporation
September 2008
HardCopy Series Handbook, Volume 1
Differential
SSTL-18 class I
and II output
Pseudo
differential
(6)
1.8
vv
1.8-V differential
HSTL class I
and II input
Pseudo
differential
(6)
3.3/2.5/
1.8/1.5
vv
1.8-V differential
HSTL class I
and II output
Pseudo
differential
(6)
1.8
vv
1.5-V differential
HSTL class I
and II input
Pseudo
differential
(6)
3.3/2.5/
1.8/1.5
vv
1.5-V differential
HSTL class I
and II output
Pseudo
differential
(6)
1.5
vv
LVDS input
Differential
2.5
vv
v
v
LVDS output
Differential
2.5
vv
HyperTransport
technology input
Differential
2.5
vv
v
v
HyperTransport
technology
output
Differential
2.5V
vv
LVPECL input
Differential
3.3/2.5/
1.8/1.5
(7)
vv
v
Notes to Table 8–7:
(1)
CLK8 and CLK10 pins on HC210, HC220, and HC230 devices do not support differential standards LVDS and
HyperTransport technology. Only LVTTL is supported on these
CLK pins for these devices.
(2)
CLK[4..7] pins on HC210 and HC220 devices do not support SSTL, HSTL, differential SSTL, and HSTL input or
output.
(3)
HC230 only has two fast PLL clocks,
FPLL[7..8]CLK. HC240 has four FPLL clocks, FPLL[7..10]CLK.
(4)
HC210 and HC220
PLL6_OUT pins do not support SSTL, HSTL, differential SSTL, and HSTL input or output.
(5)
HC210 and HC220
PLL6_FB pins do not support SSTL, HSTL, differential SSTL, and HSTL input or output.
(6)
Pseudo-differential HSTL and SSTL inputs only use the positive polarity input in the speed path. The negative
input is not connected internally. Pseudo-differential HSTL and SSTL outputs use two single-ended outputs with
the second output programmed as inverted. This is similar to a Stratix II device implementation.
(7)
This is not supported.
Table 8–7. Hardcopy II Supported I/O Standards of Input Clocks, Clock Out, and PLL Feedback (Part 2 of 2)
I/O Standard
Type
VCCIO Level (V)
CLK[0..3,
8..11] (1)
CLK[4..7,
12..15]
(2)
FPLL_CLK
(3)
PLL_OUT
(4)
PLL_FB
(5)
Input
Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com