| Electronic Components Datasheet Search |
|
HC210 Datasheet(PDF) 197 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
HC210 Datasheet(HTML) 197 Page - Altera Corporation |
|
197 / 228 page ![]() Altera Corporation 8–9 September 2008 Preliminary I/O Support and Planning User I/O Count Per IOE Type and Bank Location Table 8–5 lists the maximum I/O count per IOE type. This helps you select a HardCopy II device based on the I/O standard support requirement. HardCopy II Supported I/O Standards Table 8–6 lists I/O standards that HardCopy II devices supports, separated by IOE type. This list only focuses on user I/O pins. Table 8–5. HardCopy II Maximum User I/O Count Per IOE Type Notes (1), (2) Device Package Memory Interface IOEs General Purpose IOEs High-Speed IOEs Top Bottom Right Bottom Left Right HC210 484-pin FineLine BGA 87 84 79 84 HC220 672-pin FineLine BGA 126 124 118 124 HC220 780-pin FineLine BGA 126 124 120 124 HC230 (3) 1,020-pin FineLine BGA 180 178 152 188 HC240 (4) 1,020-pin FineLine BGA 184 182 188 188 HC240 (4) 1,508-pin FineLine BGA 238 233 240 240 Notes to Table 8–5: (1) User I/O pin counts are preliminary. The Quartus II software I/O pin counts include one additional pin, PLL_ENA, which is not included in this pin count. The PLL_ENA pin is not available as a general purpose I/O pin and can only be used to enable the PLLs in this device. (2) All I/O pin counts include eight dedicated clock input pins ( clk1p, clk1n, clk3p, clk3n, clk9p, clk9n, clk11p, and clk11n) that can be used for data inputs. (3) The I/O pin counts for all HC230 combinations include four dedicated fast PLL clock inputs ( FPLL7CLKp/n, FPLL8CLKp/n) that can be used for data inputs. (4) The I/O pin counts for HC240 combinations include eight dedicated fast PLL clock inputs ( FPLL7CLKp/n, FPLL8CLKp/n, FPLL9CLKp/n, and FPLL10CLKp/n) that can be used for data inputs. Table 8–6. Hardcopy II Supported I/O Standards on User I/O Pins (Part 1 of 2) I/O Standard Type VCCIO Level (V) Memory Interface IOEs General Purpose IOEs High- Speed IOEs Input Output 3.3-V LVTTL/LVCMOS Single-ended 3.3/2.5 3.3 vv v 2.5-V LVTTL/LVCMOS Single-ended 3.3/2.5 2.5 vv v 1.8-V LVTTL/LVCMOS Single-ended 1.8/1.5 1.8 vv v 1.5-V LVCMOS Single-ended 1.8/1.5 1.5 vv v |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |