| Electronic Components Datasheet Search |
|
XRT72L13 Datasheet(PDF) 69 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT72L13 Datasheet(HTML) 69 Page - Exar Corporation |
|
69 / 370 page ![]() áç áç áç áç M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC XRT72L13 PRELIMINARY REV. 1.0.6 57 As Figure 27 indicates, a given DS1 line can be com- manded into the "DS1/E1 Tributary Loop-Back" Mode. When this happens, then a selected DS1 or E1 line, in the Receive Path, is looped back into the Transmit Path. It is important to note that the corre- sponding DS1 or E1 clock signal is also looped back. 1.1.3.2 DS2/ITU-T G.747 Tributary Loop-Back Mode Figure 28 presents an illustration of the XRT72L13 operating in the "DS2/ITU-T G.747 Tributary Loop- Back" Mode. FIGURE 27. ILLUSTRATION OF THE XRT72L13 OPERATING IN THE "DS1/E1 TRIBUTARY LOOP-BACK MODE Clear Channel DS3 Framer Clear Channel DS3 Framer Microprocessor Interface Microprocessor Interface M12 MUX M12 DEMUX M23 MUX M23 DEMUX TxDS1[1: 27] TxClk[1:27] RxDS1[1: 27] RxClk[1:27] DS2 or G.747 Data Streams RxPOS RxNEG TxPOS TxNEG RxLineClk TxLineClk 32/64 Bit De-Jitter FIFO RxClk_0 RxDS1_0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |