| Electronic Components Datasheet Search |
|
XRT72L13 Datasheet(PDF) 9 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT72L13 Datasheet(HTML) 9 Page - Exar Corporation |
|
9 / 370 page ![]() áç áç áç áç XRT72L13 M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC PRELIMINARY REV. P1.0.6 VII PMON FEBE EVENT COUNT REGISTER - MSB (ADDRESS = 0X56) .......................................................... 224 PMON FEBE EVENT COUNT REGISTER - LSB (ADDRESS = 0X57) ........................................................... 224 PMON CP-BIT ERROR COUNT REGISTER - MSB (ADDRESS = 0X58) ........................................................ 224 PMON CP-BIT ERROR COUNT REGISTER - LSB (ADDRESS = 0X59) ......................................................... 225 PMON HOLDING REGISTER (ADDRESS = 0X6C) ....................................................................................... 225 4.0 CLEAR CHANNEL FRAMER OPERATION OF THE XRT72L13 ................................................... 227 M 23 CONFIGURATION REGISTER (ADDRESS = 0X07) .................................................................................. 227 4.1 DESCRIPTION OF THE DS3 FRAMES AND ASSOCIATED OVERHEAD BITS ........................................................... 227 Figure 59. DS3 Frame Format for C-bit Parity .................................................................................. 228 Figure 60. DS3 Frame Format for M13 .............................................................................................. 228 OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................................... 229 TABLE 10: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 2, (C-BIT PARITY*/M13) WITHIN THE "FRAMER OPERATING MODE" REGISTER AND THE RESULTING DS3 FRAMING FORMAT ............................. 229 TABLE 11: C-BIT FUNCTIONS FOR THE C-BIT PARITY DS3 FRAME FORMAT .............................................. 229 4.1.1 Frame Synchronization Bits (Applies to both M13 and C-bit Parity Framing Formats) ...................... 230 4.1.2 Performance Monitoring/Error Detection Bits (Parity) ........................................................................ 230 4.1.3 Alarm and Signaling-Related Overhead Bits ..................................................................................... 230 Valid M-bits, F-bits, and P-bits 230 4.1.4 The "Data Link" Related Overhead Bits ............................................................................................. 231 4.2 THE TRANSMIT SECTION OF THE XRT72L13 (CLEAR-CHANNEL FRAMER MODE OPERATION) ........................... 231 Figure 61. A Simple Illustration of the Transmit Section, within the XRT72L13; when it has been con- figured to operate in the Clear-Channel Framer Mode .................................................... 232 4.2.1 The "Transmit Payload Data Input Interface" Block ........................................................................... 232 Figure 62. A Simple Illustration of the Transmit Payload Data Input Interface Block .................. 233 TABLE 12: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE ............................................................................................................................... 234 Figure 63. Illustration of the "Terminal Equipment" being interfaced to the "Transmit Payload Data Input Interface" block (of the XRT72L13) for Mode 1(Serial/Loop-Timing) Operation .. 236 Figure 64. Behavior of the "Terminal Interface" signals between the "Transmit Payload Data Input Interface" block (of the XRT72L13) and the Terminal Equipment (for Mode 1 Operation) .. 237 OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................................... 237 Figure 65. Illustration of the "Terminal Equipment" being interfaced to the "Transmit Payload Data Input Interface" block (of the XRT72L13) for Mode 2 (Serial/Local-Timed/Frame-Slave) Op- eration .................................................................................................................................. 238 Figure 66. Behavior of the "Terminal Interface" signals between the XRT72L13 and the Terminal Equipment (Mode 2 Operation) .......................................................................................... 239 OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................................... 240 Figure 67. Illustration of the "Terminal Equipment" being interfaced to the "Transmit Payload Data Input Interface" block (of the XRT72L13) for Mode 3 (Serial/Local-Timed/Frame-Master) Operation ............................................................................................................................. 241 Figure 68. Behavior of the Terminal Interface signals between the XRT72L13 and the Terminal Equipment (DS3 Mode 3 Operation) .................................................................................. 242 OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................................... 242 Figure 69. Illustration of the "Terminal Equipment" being interfaced to the "Transmit Payload Data Input Interface" block (of the XRT72L13) for Mode 4 (Nibble-Parallel/Loop-Timed) Opera- tion ........................................................................................................................................ 243 Figure 70. Behavior of the Terminal Interface signals between the XRT72L13 and the Terminal Equipment (Mode 4 Operation) .......................................................................................... 244 OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................................... 244 Figure 71. Illustration of the "Terminal Equipment" being interfaced to the "Transmit Payload Data Input Interface" block (of the XRT72L13) for Mode 5 (Nibble-Parallel/Local-Timed/Frame- Slave) Operation ................................................................................................................. 246 Figure 72. Behavior of the "Terminal Interface" signals between the XRT72L13 and the Terminal Equipment (DS3 Mode 5 Operation) .................................................................................. 247 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |