DP8344 datasheet(153/184 Pages) NSC

153 / 184 page

60 Reference Section (Continued)

SHR

Shift Right

Syntax

SHR

Rsd b

Affected Flags

N Z C

Description

Shifts the contents of the register Rsd b bits to the right and

places the result back into that register Zeros are shifted in

from the left (ie from the MSB) The value b may specify

from 0 to 7 bit shifts The Carry flag contains the last bit

shifted out

Example

Right justify the Address Stack Pointer from the Internal

Stack Pointer register ISP

R30

MOVE

ISP R20

Load ASP from ISP

SHR

R204

right justify ASP

Instruction Format

11001000

Opcode

Rsd

T-states

Bus Timing

Figure 6-1

Operation

TLF9336 – 15

SUB

Subtract Immediate

Syntax

SUB n rsd

immediate limited register

Affected Flags

N Z C V

Description

Subtracts the immediate value n from the register rsd and

places the result back into the register rsd Note that only

the active registers R0 – R15 may be specified for rsd The

value of n is limited to 8 bits (signed range a127 to

128) Negative numbers are represented using the two’s

complement format

Example

Subtract the constant 3 from register 10

SUB

3 R10

R10 b 3

xR10

Instruction Format

0010

Opcode

rsd

T-states

Bus Timing

Figure 6-1

Operation

rsd b n

xrsd

153

DP8344 Datasheet(PDF) 153 Page - National Semiconductor (TI)

DP8344 Datasheet(HTML) 153 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL