DM504 datasheet(153/211 Pages) TI1

153 / 211 page

153

DM504

www.ti.com

SPRS977A – NOVEMBER 2016 – REVISED JANUARY 2017

Submit Documentation Feedback

Detailed Description

•

ECC Diagnostics Configuration:

–

Counters for single error correction (SEC), double error detection (DED) and address error events

(AEE)

–

Programmable threshold registers for exeptions associated with SEC, DED and AEE counters

–

Configuration registers and ECC status accessible through L4 interconnect

•

Circular buffer for sliced based VIP frame transfers:

–

Up to 12 programmable circular buffers mapped with unique virtual frame addresses

–

On the fly (with no additional latency) address translation from virtual to OCMC circular buffer

memory space

–

Virtual frame size up to 8 MiB and circular buffer size up to 1 MiB

–

Error handling and reporting of illegal CBUF addressing

–

Underflow and Overflow status reporting and error handling

–

Last access read/write address history

•

Two Interrupt outputs configured independently to service either ECC or CBUF interrupt events

The OCM controller does not have a memory protection logic and does not support endianism conversion.

For more information, see section On-Chip Memory (OCM) Subsystem in chapter Memory Subsystem of

the device TRM.

6.7

Interprocessor Communication

6.7.1

Mailbox

Communication between the on-chip processors of the device uses a queued mailbox-interrupt

mechanism.

The queued mailbox-interrupt mechanism allows the software to establish a communication channel

between two processors through a set of registers and associated interrupt signals by sending and

receiving messages (mailboxes).

The device implements the following mailbox types:

•

System mailbox:

–

Number of instances: 2

–

Used for communication between: DSP1, IPU subsystems

–

Reference name: MAILBOX1, MAILBOX2

Each mailbox module supports the following features:

•

Parameters configurable at design time

–

Number of users

–

Number of mailbox message queues

–

Number of messages (FIFO depth) for each message queue

•

32-bit message width

•

Message reception and queue-not-full notification using interrupts

•

Support of 16-/32-bit addressing scheme

•

Power management support

For more information, see chapter Mailbox of the device TRM.

6.7.2

Spinlock

The Spinlock module provides hardware assistance for synchronizing the processes running on multiple

processors in the device:

•

Digital signal processor (DSP) subsystem – DSP1

DM504 Datasheet(PDF) 153 Page - Texas Instruments

DM504 Datasheet(HTML) 153 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL