Electronic Components Datasheet Search
  English  ▼

X  

AD9545 Datasheet(PDF) 144 Page - Analog Devices

Part # AD9545
Description  Quad Input, 10-Output, Dual DPLL/IEEE 1588 1 pps Synchronizer and Jitter Cleaner
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9545 Datasheet(HTML) 144 Page - Analog Devices

Back Button AD9545 Datasheet HTML 140Page - Analog Devices AD9545 Datasheet HTML 141Page - Analog Devices AD9545 Datasheet HTML 142Page - Analog Devices AD9545 Datasheet HTML 143Page - Analog Devices AD9545 Datasheet HTML 144Page - Analog Devices AD9545 Datasheet HTML 145Page - Analog Devices AD9545 Datasheet HTML 146Page - Analog Devices AD9545 Datasheet HTML 147Page - Analog Devices AD9545 Datasheet HTML 148Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 157 page
background image
AD9545
Data Sheet
Rev. A | Page 144 of 157
to force another transaction. If the bus is still busy, the EEPROM
controller restarts the arbitration timer, and the process continues
until the EEPROM controller eventually completes the pending
transaction.
Multidevice Configuration Example
Consider two AD9545 devices (Device 1 and Device 2) that
share a single EEPROM, and assume both devices have a
common PLL0 configuration but differing PLL1 configurations.
A template for an EEPROM sequence that accomplishes this
configuration is shown in Table 64.
The sequence relies on conditional processing to differentiate
between Device 1 and Device 2. Therefore, the user must
program the condition ID of both devices prior to executing an
EEPROM download. Specifically, the user must program the
EEPROM load condition bit field of Device 1 with a condition
ID of 1 and Device 2 with a condition ID of 2.
Table 64. Template for a Multidevice EEPROM Sequence
Instructions
Comment
0x00 to 0x7F
A sequence of register transfer instructions
associated with the PLL0 configuration
common to both devices
0xB1
Apply Condition 1
0x00 to 0x7F
A sequence of register transfer instructions
associated with the PLL1 configuration
specific to Device 1
0xB0
Clear the condition map
0xB2
Apply Condition 2
0x00 to 0x7F
A sequence of register transfer instructions
associated with the PLL1 configuration
specific to Device 2
0xB0
Clear the condition map
0x80
Input/output update
0xFF
End of sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com