AD9554 datasheet(104/116 Pages) AD

104 / 116 page

AD9554

Data Sheet

Rev. D | Page 104 of 116

PLL_1 READ ONLY STATUS (REGISTER 0x0D40 TO REGISTER 0x0D4A)

These registers mimic the PLL_0 control registers (Register 0x0D20 through Register 0x0D2A) but the register addresses are offset by

0x0020. All default values are identical. All bits in Register 0x0D40 to Register 0x0D4A are read only. To report the latest status, these bits

require an IO_UPDATE (Register 0x000F = 0x01) immediately before being read.

PLL_2 READ ONLY STATUS (REGISTER 0x0D60 TO REGISTER 0x0D6A)

These registers mimic the PLL_0 control registers (Register 0x0D20 through Register 0x0D2A) but the register addresses are offset by

0x0040. All bits in Register 0x0D60 to Register 0x0D6A are read only. To report the latest status, these bits require an IO_UPDATE

(Register 0x000F = 0x01) immediately before being read.

PLL_3 READ ONLY STATUS (REGISTER 0x0D80 TO REGISTER 0x0D8A)

These registers mimic the PLL_0 control registers (Register 0x0D20 through Register 0x0D2A) but the register addresses are offset by

0x0060. All bits in Register 0x0D40 to Register 0x0D4A are read only. To report the latest status, these bits require an IO_UPDATE

(Register 0x000F = 0x01) immediately before being read.

EEPROM CONTROL (REGISTER 0x0E00 TO REGISTER 0x0E03)

Table 128. Nonvolatile Memory (EEPROM) Control

Address

Bits

Bit Name

Description

0x0E00

[7:2]

Reserved

Enable I2C fast mode

Sets the speed of the external I2C EEPROM interface.

0 (default) = 100 kHz.

1 = 400 kHz.

Write enable

EEPROM write enable.

0 (default) = EEPROM write disabled.

1 = EEPROM write enabled. Note that the external EEPROM may have its own write

protect mechanism that is not controlled by this bit.

0x0E01

[7:4]

Reserved

Reserved.

[3:0]

Conditional value

When set to a nonzero value, it establishes the condition for EEPROM downloads.

The default value is 0. A value of 0 indicates that the power-up/reset condition is

used. Any nonzero value overrides this condition.

0x0E02

[7:1]

Reserved

Reserved.

Save to EEPROM

Uploads data to the EEPROM (see the EEPROM Storage Sequence (Register 0x0E10

to Register 0x0E61) section for more information). This bit is autoclearing.

0x0E03

[7:1]

Reserved

Reserved.

Load from EPROM

Downloads data from the EEPROM. This bit is autoclearing.

AD9554 Datasheet(PDF) 104 Page - Analog Devices

AD9554 Datasheet(HTML) 104 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL