 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9136-EBZ Datasheet(PDF) 108 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9136-EBZ Datasheet(HTML) 108 Page - Analog Devices |
|
|
108 / 117 page  AD9135/AD9136 Data Sheet Rev. C | Page 108 of 117 Address Name Bit No. Bit Name Settings Description Reset Access 0x403 SCR_L_REG 7 SCR_RD Transmit Scrambling Status. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. 0x0 R 0 Scrambling is disabled 1 Scrambling is enabled [6:5] RESERVED Reserved. 0x0 R [4:0] L-1_RD Number of Lanes per Converter Device. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. 0x0 R 0 One lane per converter 1 Two lanes per converter 3 Four lanes per converter 7 Eight lanes per converter (single link only) 0x404 F_REG [7:0] F-1_RD Number of Octets per Frame. Settings of 1, 2 and 4 octets per frame are valid. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. 0x0 R 0 (One octet per frame) per lane 1 (Two octets per frame) per lane 3 (Four octets per frame) per lane 0x405 K_REG [7:5] RESERVED Reserved. 0x0 R [4:0] K-1_RD Number of Frames per Multiframe. Settings of 16 or 32 are valid. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. 0x0 R 0x0F 16 frames per multiframe 0x1F 32 frames per multiframe 0x406 M_REG [7:0] M-1_RD Number of converters per device. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Must be 0 or 1. 0x0 R 0 One converter per device 1 Two converters per device 0x407 CS_N_REG [7:6] CS_RD Number of Control Bits per Sample. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. CS must be 0. 0x0 R 5 RESERVED Reserved. 0x0 R [4:0] N-1_RD Converter Resolution. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Converter resolution must be 16. 0x0 R 0x0F Converter resolution of 16 0x408 NP_REG [7:5] SUBCLASSV_RD Device Subclass Version. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. 0x0 R [4:0] NP-1_RD Total Number of Bits per Sample. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Must be 16 bits per sample. 0x0 R 0x0F 16 bits per sample. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
