TC35680FSG datasheet(78/91 Pages) TOSHIBA

78 / 91 page

TC35680FSG-002/TC35681FSG-002

2019-04-04

5.7.2.2. Fast mode

Table 5-12 AC characteristics of I2C interface (Fast mode)

Symbol

Item

Min.

Typ.

Max.

Unit

tDATS

Data setup time

100

—

tDATH

Data hold time

300

—

tDATVD

Data validity period

—

900

tACKVD

ACK validity period

—

900

tSTAS

Restart condition setup time

600

—

tSTAH

Restart condition hold time

600

—

tSTOS

Stop condition setup time

600

—

tBUF

Bus release interval time between Stop

condition and Start condition

1300

—

Rising time

20 + 0.1 Cb

—

300

Falling time

20 + 0.1 Cb

—

300

tSP

Removable spike pulse width

—

tHIGH

Serial clock High period

—

1423

—

tLOW

Serial clock Low period

—

1423

—

Bus load capacitance

—

400

70%

30%

70%

tLOW

tHIGH

tDATVD

tDATH

tDATS

1/fSCL

70%

30%

70%

30%

tSP

tACKVD

tSTO S

tBUF

tSTAH

st clock

nd clock

rd clock

th clock

SDA

SCL

S : START condition

Sr : Repeated START Condition

P : STOP condition

tSTAH

tSTAS

SDA

SCL

Figure 5-3 Timing chart of I2C interface (Fast mode)

TC35680FSG Datasheet(PDF) 78 Page - Toshiba Semiconductor

TC35680FSG Datasheet(HTML) 78 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL